| Electronic Components Datasheet Search |
|
UPD178024GC Datasheet(PDF) 13 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD178024GC Datasheet(HTML) 13 Page - NEC |
|
13 / 56 page ![]() 13 µPD178023, 178024 Data Sheet U14126EJ1V0DS00 1.3 I/O Circuits of Pins and Recommended Connections of Unused Pins Table 1-1 shows the types of the I/O circuits of the respective pins and the recommended connections of the pins when they are not used. For the configuration of the I/O circuit of each pin, refer to Figure 1-1. Table 1-1. I/O Circuit Type of Each Pin Pin Name I/O Circuit Type I/O Recommended Connection of Unused Pin P00/INTP0-P04/INTP4 8 I/O Set these pins in general-purpose input mode in software, and connect P05, P06 each of them to VDD, VDDPORT, GND, or GNDPORT via resistor. P10/ANI0-P15/ANI5 25 Input Connect each of them to VDD, VDDPORT, GND, or GNDPORT via resistor. P30-P32 5 I/O Set these pins in general-purpose input mode in software, and output P33/TI50 5-K low-level signal. Leave unconnected. P34/TI51 P35 5 P36/BEEP0 P37 P40-P47 5-A Set these pins in general-purpose input mode in software, and connect each of them to GND or GNDPORT via resistor. P50-P57 5 Set these pins in general-purpose input mode in software, and connect each of them to VDD, VDDPORT, GND, or GNDPORT via resistor. P60-P67 5 Set these pins in general-purpose input mode in software, and output low-level signal. Leave unconnected. P70/SI3 5-K Set these pins in general-purpose input mode in software, and connect each P71/SO3 5 of them to VDD, VDDPORT, GND, or GNDPORT via resistor. P72/SCK3 5-K P73 5 P74/RXD0 5-K P75/TXD0 5 P76/SDA0 10-D P77/SCL0 P120-P125 5 P130/TO50 19 Output Set these pins to low-level output in software and leave unconnected. P131/TO51 P132 EO0, EO1 DTS-EO1 Output Leave unconnected. VCOL, VCOH DTS-AMP Input Disable PLL in software and select pull-down. AMIFC, FMIFC Set these pins in general-purpose input port mode in software and connect each of them to VDD, VDDPORT, GND, or GNDPORT via resistor. REGOSC, REGCPU – – Connect these pins to GND via 0.1- µF capacitor. RESET 2 Input – VDDPLL – – Connect this pin to VDD. GNDPLL Directly connect these pins to GND or GNDPORT. IC |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |