DocID027168 Rev 1

3/18

UM1839

Hardware description and configuration

18

1

Hardware description and configuration

The STGAP1S features an SPI interface that is used to set the device parameters, enable

or disable the device functions and for advanced diagnostic. However for an easy device

evaluation it is also possible to operate the STGAP1S without using the SPI interface. In this

case the driver works with default configuration values and protections. For more details

refer to Section 3.1: Using EVALSTGAP1S in standalone mode on page 10.

Table 1. STGAP1S electrical specifications

Symbol

Parameter

Min.

Max.

Unit

VH

Positive supply voltage (VH vs. GNDISO)

2. This value is limited by maximum gate-source voltage of Q1.

V

VL

Negative supply voltage (VL vs. GNDISO)

GNDISO

V

VHL

Differential supply voltage (VH vs. VL)

36

V

VDD

Integrated 3.3 V voltage regulator input voltage vs.

GND

4.5

4. When JP6 = OPEN (VDD is not connected to VREG pin, refer to STGAP1S DS).

V

5. When JP6 = CLOSED (VDD is connected to VREG pin, refer to STGAP1S DS).

VDD + 0.3

V

1500

V

6. This value is limited by the voltage rating of Q1 and D5.

V

Table 2. Connector descriptions

Name

Type

Function

J1

Board extension connector Used to connect an optional slave EVALSTGAP1S board.

J2

Power supply connector

Used to feed supply voltage VH and optional negative supply

voltage VL to the gate driving side.

J3

Control signals connector

Used for control (logic inputs and fault signals interfacing).

J4

Control signals connector

Used for the STGAP1S SPI and diagnostic interfacing.

Connector is suitable for interfacing to the

STEVAL-PCC009V2 universal interface board.

J5

Board extension connector

Used to connect the master EVALSTGAP1S board in 2-board

configuration.

J6

Power supply connector

Used to feed supply voltage VDD to the logic control side.

C plate Load connection

A plate hole for the load current input path (IGBT collector).

E plate Load connection

A plate hole for the load current output path (IGBT emitter).