| Electronic Components Datasheet Search |
|
UM0805 Datasheet(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UM0805 Datasheet(HTML) 13 Page - STMicroelectronics |
|
13 / 29 page ![]() UM0805 Block descriptions Doc ID 16304 Rev 3 13/29 execution to the external trace box and the external box stores this information in a local buffer. This makes it possible, by stopping the CPU activity, to analyze the actual program flow. For example, if a particular data abort occurs, you can set a breakpoint on the data abort location and then, when the breakpoint is reached you can analyze the trace buffer. With this information, it becomes a simple task to identify the event that produced the problem. The following configurations can be selected by setting SW1 bits [3:1]. Please refer to the documentation of the trace box manufacturers for more information on the ETM interface (www.lauterbach.com, www.agilent.com, www.yokogawa.com). 6.7 A/D interface Eight analog input lines are provided on the J17 connector. The connector also allows you to determine the conversion range by setting the conversion limits on pins J17-19 (lower limit) and J17-1 (upper limit). The default setting is to have pins 1-2 and 19-20 shorted by jumpers. In this way the conversion range is set to the maximum value (0 ~ 2.5V with a granularity of 2.44 mV) but by removing the two jumpers and providing different values on pin 1 and 19 it is possible to reduce the range and thus increase the granularity. For example if you input 1 V on J17-19 and 2 V on J17-1 the range will be 1 V ~ 2 V in steps of less than 1 mV. In any case the following relationships between the pins should be ensured: Table 6. Switch 1 configuration settings Switch 1 Description 32 1 0 0 0 No debug features available. 0 0 1 The 1st ARM JTAG is connected to J8. 0 1 0 The 2nd ARM JTAG is connected to J8. 0 1 1 Both the ARM JTAGs are connected in a daisy chain on J8. 10 0 The 1st ARM JTAG is connected to J8 and the 2nd ARM JTAG is connected to J18. 1 0 1 ARM1 ETM bus available on J5 (4-bit demultiplexed mode). 1 1 0 ARM2 ETM bus available on J5 (4-bit demultiplexed mode). 11 1 ARM1 ETM bus available on J5 and ARM2 ETM bus available on J6 (Both in 4-bit demultiplexed mode). (1) 1. To make the ARM2 ETM bus fully available on J6, the board has to be set up as follows: 1. Populate resistors R48, R49, R50, R51 and R52 with 0 ohm resistors. 2. Remove resistors R93 and R94. 0 V ≤ J17-19 ≤ J17 17 ~ 3 ≤ J17-1 ≤ 2.5 V AGND ≤ Vref_n ≤ ADC_In channels ≤ Vref_p ≤ AVDD |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |