Electronic Components Datasheet Search
  English  ▼

X  

UM0805 Datasheet(PDF) 16 Page - STMicroelectronics

Part # UM0805
Description  EVALSPEAr600 - evaluation board for the SPEAr600
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0805 Datasheet(HTML) 16 Page - STMicroelectronics

Back Button UM0805 Datasheet HTML 12Page - STMicroelectronics UM0805 Datasheet HTML 13Page - STMicroelectronics UM0805 Datasheet HTML 14Page - STMicroelectronics UM0805 Datasheet HTML 15Page - STMicroelectronics UM0805 Datasheet HTML 16Page - STMicroelectronics UM0805 Datasheet HTML 17Page - STMicroelectronics UM0805 Datasheet HTML 18Page - STMicroelectronics UM0805 Datasheet HTML 19Page - STMicroelectronics UM0805 Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 29 page
background image
Switch settings
UM0805
16/29
Doc ID 16304 Rev 3
9
Switch settings
9.1
Switch 1 (SoC functional configuration)
Table 7.
Switch 1 (SoC functional configuration)
Bit
Description
1
Test0 – see Debug configuration below
2
Test1 – see Debug configuration below
3
Test2 – see Debug configuration below
4
Test3 – see Functional configuration below
5
Test4 – see Functional configuration below
6
Test5 – see Functional configuration below
Table 8.
Switch 1 (debug configuration)
Test bit
Debug configuration
321
0
0
0
Normal Mode (No debug enabled)
0
0
1
ARM1 JTAG connected to J8
0
1
0
ARM2 JTAG connected to J8
0
1
1
ARM1 and ARM2 JTAG connected in daisy chain to J8
1
0
0
ARM1 JTAG connected to J8 and ARM2 JTAG connected to J18.
1
0
1
ARM1 ETM interface enabled. (J5)
1
1
0
ARM2 ETM interface enabled. (J5)
1
1
1
ARM1 and ARM2 ETM interface enabled. ARM1 on J5 and AMR2 on J6.
Table 9.
Switch 1 (functional configuration)
Test bit
Functional configuration
654
0
0
0
Default configuration
0
0
1
Nand Flash Interface disable (not usable on the board)
0
1
0
LCD interface disabled (not usable on the board)
0
1
1
GMAC interface disabled (not usable on the board)
1
0
0
FPGA interface enabled with clock and reset coming from FPGA to SPEAr
1
0
1
FPGA interface enabled with clock and reset coming from SPEAr to FPGA.
110
Reserved
111
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com