Electronic Components Datasheet Search
  English  ▼

X  

UPD98405 Datasheet(PDF) 19 Page - NEC

Part # UPD98405
Description  155M ATM INTEGRATED SAR CONTROLLER
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD98405 Datasheet(HTML) 19 Page - NEC

Back Button UPD98405 Datasheet HTML 15Page - NEC UPD98405 Datasheet HTML 16Page - NEC UPD98405 Datasheet HTML 17Page - NEC UPD98405 Datasheet HTML 18Page - NEC UPD98405 Datasheet HTML 19Page - NEC UPD98405 Datasheet HTML 20Page - NEC UPD98405 Datasheet HTML 21Page - NEC UPD98405 Datasheet HTML 22Page - NEC UPD98405 Datasheet HTML 23Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 64 page
background image
Data Sheet S12689EJ2V0DS00
19
µµµµPD98405
1.3 Control Memory Interface Signals
The control memory interface is used by the
µPD98405 to access the external control memory and external PHY
layer device. This interface consists of a 19-bit address bus, a 32-bit data bus. The control memory of the host
system can be accessed only through this interface.
Pin Name
Pin No.
I/O
I/O Level
Function
CD31-CD0
119-123,
126-130,
132-136,
139-144,
146-150,
155-159, 161
I/O 3-state
TTL
Control memory data.
These three-state I/O pins constitute a 32-bit data bus that is
used to transfer data to and from the control memory or PHY
layer device.
These signals are internally pulled down.
CPAR3-
CPAR0
162-165
I/O
TTL
Control memory parity.
These signals indicate the parity of CD31 through CD0 every 8
bits. In the read cycle, the
µPD98405 checks the parity (when
enabled). In the write cycle, it outputs the parity.
These signals are internally pulled down.
CA18-CA0
166, 168-173,
176-181,
183-188
O
TTL
Control memory address.
These signals constitute a 19-bit address bus that outputs an
address to the control memory or PHY layer device during a
read/write operation.
CWE_B
195
O
TTL
Control memory write enable.
This signal indicates the direction in which the control memory
is accessed.
1: Read access
0: Write access
COE_B
196
O
TTL
Control memory output enable.
This signal enables or disables data output of the control
memory.
CBE3_B-
CBE0_B
191-194
O
TTL
Local port byte enable.
These signals indicate the byte of the control port to be read or
written.
INITD
197
I
TTL
Initialization disable.
This signal is used to disable automatic initialization of the
control memory during chip test. Directly connect INITD to GND
during normal operation other than test.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com