Electronic Components Datasheet Search
  English  ▼

X  

MAX1007 Datasheet(PDF) 4 Page - Maxim Integrated Products

Part # MAX1007
Description  Mobile-Radio Analog Controller
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX1007 Datasheet(HTML) 4 Page - Maxim Integrated Products

  MAX1007 Datasheet HTML 1Page - Maxim Integrated Products MAX1007 Datasheet HTML 2Page - Maxim Integrated Products MAX1007 Datasheet HTML 3Page - Maxim Integrated Products MAX1007 Datasheet HTML 4Page - Maxim Integrated Products MAX1007 Datasheet HTML 5Page - Maxim Integrated Products MAX1007 Datasheet HTML 6Page - Maxim Integrated Products MAX1007 Datasheet HTML 7Page - Maxim Integrated Products MAX1007 Datasheet HTML 8Page - Maxim Integrated Products MAX1007 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
Mobile-Radio Analog Controller
4
_______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(AVDD = DVDD = +2.85V to +3.6V, fSCLK = 1.152MHz, TA = TMIN to TMAX, unless otherwise noted.)
VIL
VIH
SYMBOL
V
0.3VDD
Input Voltage Low
V
0.7VDD
Input Voltage High
V
2.42
Internal DAC Reference
µA
200
PS Bias Sink Current
V
1.87
PS Bias Voltage Output
V
0.96
1.028
1.1
Output Voltage
mV
100
300
Minimum Peak Level Detected
µs
10
20
Lowpass-Filter Time Constant
200
Pull-Down Input Resistance
µA
50
100
180
Current Source
-0.44
-6
V
VREF
Maximum Peak Level Detected
mV
150
Offset Voltage
V/V
-0.53
Power-Sense Amp Gain (PGA)
UNITS
MIN
TYP
MAX
PARAMETER
CIN
RIN
IIN
pF
10
Inpt Capacitance
k
20
Input Resistance
µA
±1
Input Current
t8
t7
t6
t5
t4
t3
t2
t1
ns
100
CS High to DOUT Disable
ns
200
434
SCLK Pulse Width Low
ns
200
434
SCLK Pulse Width High
ns
150
SCLK High to DOUT Valid
ns
100
CS Low to DOUT Valid
ns
20
CS Low to SCLK High
ns
0
DIN to SCLK Hold
ns
100
DIN Valid to SCLK Setup
t9
ns
500
ADC Data Output Delay After
End of ADC Conversion
(Figure 4b)
VOL
VOH
V
0.4
Output Voltage Low
V
VDD - 0.4
Output Voltage High
CL = 20pF, RL = 100kΩ
RS in series with CL, CL = 1nF, 200Ω ≤ RS ≤ 1kΩ
RPS, FPS1, FPS2 pulled to AGND when not
selected
Figure 3b
RS in series with CL, CL = 1nF, 200Ω ≤ RS ≤ 1kΩ
Reflected transmit, classes 2, 3, 4
Reflected transmit, class 1
RPS, FPS1, FPS2 to ADC input
Forward transmit
CONDITIONS
CL = 20pF, RL = 100kΩ
Digital inputs
PSDCTRL, PSDWDW
Excluding PSDCTRL, PSDWDW
CL = 20pF
Digital Outputs (DOUT, BANT, SDG)
TIMING SPECIFICATIONS (Figure 4)
Digital Inputs (CS, SCLK, DIN, PKWDW, ADCCTRL, PSDWDW, PSDCTRL)
SERIAL-LOGIC INTERFACE
REFERENCE
TRANSMIT POWER SENSE
RSSI CIRCUIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com