Electronic Components Datasheet Search
  English  ▼

X  

MAX521 Datasheet(PDF) 5 Page - Maxim Integrated Products

Part # MAX521
Description  Quad/Octal, 2-Wire Serial 8-Bit DACs with Rail-to-Rail Outputs
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX521 Datasheet(HTML) 5 Page - Maxim Integrated Products

  MAX521 Datasheet HTML 1Page - Maxim Integrated Products MAX521 Datasheet HTML 2Page - Maxim Integrated Products MAX521 Datasheet HTML 3Page - Maxim Integrated Products MAX521 Datasheet HTML 4Page - Maxim Integrated Products MAX521 Datasheet HTML 5Page - Maxim Integrated Products MAX521 Datasheet HTML 6Page - Maxim Integrated Products MAX521 Datasheet HTML 7Page - Maxim Integrated Products MAX521 Datasheet HTML 8Page - Maxim Integrated Products MAX521 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
Quad/Octal, 2-Wire Serial 8-Bit DACs
with Rail-to-Rail Outputs
_______________________________________________________________________________________
5
Note 8: A master device must provide a hold time of at least 300ns for the SDA signal (referred to VIL of the SCL signal) in order to
bridge the undefined region of SCL’s falling edge.
Note 9: Cb = total capacitance of one bus line in pF. tR and tf measured between 0.3VDD and 0.7VDD.
Note 10: An input filter on the SDA and SCL input suppresses noise spikes less than 50ns.
Note 11: Guaranteed by design.
Hold Time, (Repeated) Start Condition
tHD, STA
0.6
µs
Low Period of the SCL Clock
tLOW
1.3
µs
High Period of the SCL Clock
tHIGH
0.6
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
Serial Clock Frequency
fSCL
0
400
kHz
Bus Free Time Between a STOP and a
START Condition
tBUF
1.3
µs
CONDITIONS
µs
Setup Time for a Repeated START Condition
tSU, STA
0.6
µs
Data Hold Time
tHD, DAT
0
0.9
µs
Data Setup Time
tSU, DAT
100
(Note 8)
ns
Fall Time of SDA Transmitting (Note 6)
tF
20 + 0.1Cb
250
ns
Setup Time for STOP Condition
tSU, STO
0.6
µs
Capacitive Load for Each Bus Line
Cb
400
ISINK ≤ 6mA (Note 9)
pF
Rise Time of Both SDA and SCL Signals, Receiving
tR
20 + 0.1Cb
300
ns
Fall Time of Both SDA and SCL Signals, Receiving
tF
20 + 0.1Cb
300
(Note 9)
(Note 9)
ns
Pulse Width of Spike Suppressed
tSP
050
(Notes 10, 11)
ns
TIMING CHARACTERISTICS
(VDD = 5V ±10%, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
__________________________________________Typical Operating Characteristics
(VDD = 5V, DAC outputs unloaded, TA = +25°C, unless otherwise noted.)
10
9
0
-60
-30
30
90
120
150
MAX520
SUPPLY CURRENT vs. TEMPERATURE
2
1
8
7
TEMPERATURE (°C)
060
6
5
4
3
OPERATING MODE OR
SHUTDOWN MODE
40
0
-60
-30
30
90
120
150
MAX520
REFERENCE INPUT CURRENT vs.
TEMPERATURE (SHUTDOWN MODE)
5
35
30
TEMPERATURE (°C)
060
25
20
15
10
VREF = 4V
ONE REF INPUT DRIVEN
0
1k
100k
10k
1M
10M
MAX520
REFERENCE VOLTAGE INPUT
FREQUENCY RESPONSE
-16
-18
FREQUENCY (Hz)
-14
-12
-10
-8
-6
-4
-2
2
VDD = 5V
VREF = 4Vp-p SINE WAVE
CENTERED AT 2.5V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com