| Electronic Components Datasheet Search |
|
MAX5913 Datasheet(PDF) 3 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX5913 Datasheet(HTML) 3 Page - Maxim Integrated Products |
|
3 / 20 page ![]() +48V Quad Hot-Swap Controllers For Power-Over-LAN _______________________________________________________________________________________ 3 ELECTRICAL CHARACTERISTICS (continued) (VCC = VCSP_ = +48V, AGND = DGND = 0, VDD = +3.3V, VRLY = +12V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at VCC = VCSP_ = +48V and TA = +25°C.) (Note 3) Note 1: See Typical Operating Characteristics for Current-Limit Foldback, and refer to Current Sensing and Regulation section. Note 2: The resistor at RTIM can range from 2k Ω to 40kΩ. Note 3: Limits are 100% tested at TA = +25°C and TA = +85°C. Limits at -40°C are guaranteed by design and characterization, but are not production tested. PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS During current regulation 8 µA VON = 0 1 mA Gate Discharge Current IGATE,DIS (VCSP_ - VDRAIN_) > VFC 15 mA Source-Gate Clamp Voltage VSGZ VOUT_ = 0, force 30mA into GATE_, measure VGATE - VOUT 14 16.5 18 V OPEN-CIRCUIT DETECTOR Open-Circuit Current-Threshold Voltage VOC Minimum ∆V across RSENSE to detect an open circuit 1.5 3 4.5 mV Delay to Open-Circuit Detect tOC (Figure 2) 450 900 1350 ms Deglitch Delay tLPFD (VCSP_ - VDRAIN __) < VOC (Figure 2) 106 204 302 ms RELAY DRIVERS Maximum Low Voltage (MAX5913) VRLOW RLYON = high, IRLYD_ = 100mA 0.5 V Relay Pullup Current (MAX5914) IRPLUP RLYON = high, VRLYD_ = 0 0.3 0.8 1.3 mA Clamp Diode Voltage VRCLAMP Force 100mA into RLYD, measure VRLYD - VRLY 2V Relay Output Leakage RLYON_ = low, VRLYD_ = VRLY 1µA TIMING RRTIM = 2k Ω 4.8 6.4 8.0 RRTIM = 40k Ω 76 128 180 Short-Circuit and Startup Timer (Note 2) tO On time for continuous overcurrent conditions RRTIM = ∞ 3.2 6.4 9.6 ms DC = logic low 1 DC = logic high 2 Auto-Retry Duty Cycle DC = floating 4 % Port Turn-ON Delay tON_DEL VON = 3.3V (Figure 3) 12.8 25.6 38.4 ms Relay Turn-OFF Delay tOFF_DEL After RLYON_ goes low (Figure 3) 1.6 3.2 4.8 ms DIGITAL INTERFACE DC Pin Input Voltage High VIH_DC +1.8V ≤ VDD ≤ +3.7V 0.7 x VDD V DC Pin Input Voltage Low VIL_DC +1.8V ≤ VDD ≤ +3.7V 0.3 x VDD V DC Pin Input Impedance RIN_DC 1k Ω Logic Input High VIH +1.8V ≤ VDD ≤ +3.7V 0.8 x VDD V Logic Input Low VIL +1.8V ≤ VDD ≤ +3.7V 0.3 x VDD V Logic Input Leakage 1µA FAULT Output Voltage Low VFL ISINK = 4mA 0.4 V FAULT High Input Leakage 1µA Logic Output Voltage High VOH STAT_ outputs sourcing 0.5mA VDD - 0.4 mV Logic Output Voltage Low VOL STAT_ outputs sinking 0.5mA 0.4 V |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |