| Electronic Components Datasheet Search |
|
AM4376 Datasheet(PDF) 150 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM4376 Datasheet(HTML) 150 Page - Texas Instruments |
|
150 / 261 page ![]() AM4376, AM4377, AM4378, AM4379 SPRS851B – JUNE 2014 – REVISED APRIL 2015 www.ti.com Table 5-40. GPMC and NOR Flash Switching Characteristics—Synchronous Mode(2) OPP100 OPP50 NO. PARAMETER UNIT MIN MAX MIN MAX F0 1 / tc(clk) Frequency(18), output clock gpmc_clk 100 50 MHz F1 tw(clkH) Typical pulse duration, output clock gpmc_clk high 0.5P(15) 0.5P(15) 0.5P(15) 0.5P(15) ns F1 tw(clkL) Typical pulse duration, output clock gpmc_clk low 0.5P(15) 0.5P(15) 0.5P(15) 0.5P(15) ns tdc(clk) Duty cycle error, output clock gpmc_clk -500 500 -500 500 ps tJ(clk) Jitter standard deviation(19), output clock gpmc_clk 33.33 33.33 ps tR(clk) Rise time, output clock gpmc_clk 2 2 ns tF(clk) Fall time, output clock gpmc_clk 2 2 ns tR(do) Rise time, output data gpmc_ad[15:0] 2 2 ns tF(do) Fall time, output data gpmc_ad[15:0] 2 2 ns F2 td(clkH-csnV) Delay time, output clock gpmc_clk rising edge to F(6) - 2.2 F(6) + 4.5 F(6) - 3.2 F(6) + 9.5 ns output chip select gpmc_csn[x](14) transition F3 td(clkH-csnIV) Delay time, output clock gpmc_clk rising edge to E(5) - 2.2 E(5) + 4.5 E(5) - 3.2 E(5) + 9.5 ns output chip select gpmc_csn[x](14) invalid F4 td(aV-clk) Delay time, output address gpmc_a[27:1] valid to B(2) - 4.5 B(2) + 3.1 B(2) - 5.5 B(2) + 13.1 ns output clock gpmc_clk first edge F5 td(clkH-aIV) Delay time, output clock gpmc_clk rising edge to -2.3 4.5 -3.3 15.3 ns output address gpmc_a[27:1] invalid F6 td(be[x]nV-clk) Delay time, output lower byte enable and command B(2) - 1.9 B(2) + 2.3 B(2) - 2.9 B(2) + 12.3 ns latch enable gpmc_be0n_cle, output upper byte enable gpmc_be1n valid to output clock gpmc_clk first edge F7 td(clkH-be[x]nIV) Delay time, output clock gpmc_clk rising edge to D(4) - 2.3 D(4) + 1.9 D(4) - 3.3 D(4) + 6.9 ns output lower byte enable and command latch enable gpmc_be0n_cle, output upper byte enable gpmc_be1n invalid(11) F7 td(clkL-be[x]nIV) Delay time, gpmc_clk falling edge to D(4) - 2.3 D(4) + 1.9 D(4) - 3.3 D(4) + 6.9 ns gpmc_nbe0_cle, gpmc_nbe1 invalid(12) F7 td(clkL-be[x]nIV) Delay time, gpmc_clk falling edge to D(4) - 2.3 D(4) + 1.9 D(4) - 3.3 D(4) + 11.9 ns gpmc_nbe0_cle, gpmc_nbe1 invalid(13) F8 td(clkH-advn) Delay time, output clock gpmc_clk rising edge to G(7) - 2.3 G(7) + 4.5 G(7) - 3.3 G(7) + 9.5 ns output address valid and address latch enable gpmc_advn_ale transition F9 td(clkH-advnIV) Delay time, output clock gpmc_clk rising edge to D(4) - 2.3 D(4) + 4.5 D(4) - 3.3 D(4) + 9.5 ns output address valid and address latch enable gpmc_advn_ale invalid F10 td(clkH-oen) Delay time, output clock gpmc_clk rising edge to H(8) - 2.3 H(8) + 3.5 H(8) - 3.3 H(8) + 8.5 ns output enable gpmc_oen transition F11 td(clkH-oenIV) Delay time, output clock gpmc_clk rising edge to H(8) - 2.3 H(8) + 3.5 H(8) - 3.3 H(8) + 8.5 ns output enable gpmc_oen invalid F14 td(clkH-wen) Delay time, output clock gpmc_clk rising edge to I(9) - 2.3 I(9) + 4.5 I(9) - 3.3 I(9) + 9.5 ns output write enable gpmc_wen transition F15 td(clkH-do) Delay time, output clock gpmc_clk rising edge to J(10) - 2.3 J(10) + 2.7 J(10) - 3.3 J(10) + 7.7 ns output data gpmc_ad[15:0] transition(11) F15 td(clkL-do) Delay time, gpmc_clk falling edge to gpmc_ad[15:0] J(10) - 2.3 J(10) + 2.7 J(10) - 3.3 J(10) + 7.7 ns data bus transition(12) F15 td(clkL-do) Delay time, gpmc_clk falling edge to gpmc_ad[15:0] J(10) - 2.3 J(10) + 2.7 J(10) - 3.3 J(10) + 12.7 ns data bus transition(13) F17 td(clkH-be[x]n) Delay time, output clock gpmc_clk rising edge to J(10) - 2.3 J(10) + 1.9 J(10) - 3.3 J(10) + 6.9 ns output lower byte enable and command latch enable gpmc_be0n_cle transition(11) F17 td(clkL-be[x]n) Delay time, gpmc_clk falling edge to J(10) - 2.3 J(10) + 1.9 J(10) - 3.3 J(10) + 6.9 ns gpmc_nbe0_cle, gpmc_nbe1 transition(12) F17 td(clkL-be[x]n) Delay time, gpmc_clk falling edge to J(10) - 2.3 J(10) + 1.9 J(10) - 3.3 J(10) + 11.9 ns gpmc_nbe0_cle, gpmc_nbe1 transition(13) 150 Specifications Copyright © 2014–2015, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AM4376 AM4377 AM4378 AM4379 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |