 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DM385 Datasheet(PDF) 143 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DM385 Datasheet(HTML) 143 Page - Texas Instruments |
|
|
143 / 281 page  RESET STATE DEV_CLKIN/ AUX_CLKIN (A) POR RESET BTMODE[15:0] Other I/O Pins (C) Power Supplies Ramping Power Supplies Stable Clock Source Stable 2 3 5 Config 5 Hi-Z 7 RSTOUT_WD_OUT 9 BTMODE[11] (B) 1 Hi-Z DM385, DM388 www.ti.com SPRS821D – MARCH 2013 – REVISED DECEMBER 2013 Figure 7-5 shows the Power-Up Timing. Figure 7-6 shows the Warm Reset (RESET) Timing. Max Reset Timing is identical to Warm Reset Timing, except the BTMODE[15:0] pins are not re-latched. A. Power supplies and DEV_CLKIN/AUX_CLKIN must be stable before the start of tw(RESET). B. RSTOUT_WD_OUT only asserted if BTMODE[11] was latched as a "0" when coming out of reset. C. For more detailed information on the RESET STATE of each pin, see Section 7.3.17, Pin Behaviors at Reset. Also see , Terminal Functions for the IPU/IPD settings during reset. Figure 7-5. Power-Up Timing Copyright © 2013, Texas Instruments Incorporated Power, Reset, Clocking, and Interrupts 143 Submit Documentation Feedback Product Folder Links: DM385 DM388 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
