| Electronic Components Datasheet Search |
|
DM385 Datasheet(PDF) 148 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DM385 Datasheet(HTML) 148 Page - Texas Instruments |
|
148 / 281 page ![]() ( ) C C 1 2 C Cshunt L C C 1 2 = + + AUXOSC_MXI/ AUX_CLKIN AUXOSC_MXO C1 C2 Crystal VSSA_AUXOSC Rd (Optional) DM385, DM388 SPRS821D – MARCH 2013 – REVISED DECEMBER 2013 www.ti.com Figure 7-9. Auxiliary Oscillator The load capacitors, C1 and C2 in the above pictures, should be chosen such that the below equation is satisfied. CL in the equation is the load specified by the crystal manufacturer. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator MXI, MXO, and VSS pins. Table 7-10. Input Requirements for Crystal Circuit on the Device Oscillator (DEVOSC) PARAMETER MIN TYP MAX UNIT Start-up time (from power up until oscillating at stable frequency) 4 ms Crystal Oscillation frequency(1) 20 20 30 MHz Parallel Load Capacitance (C1 and C2) 12 24 pF Crystal ESR 50 Ω Crystal Shunt Capacitance (Cshunt) 5 pF Crystal Oscillation Mode Fundamental Only n/a Crystal Frequency stability ±50 ppm (1) 20-MHz DEV clock is required for all bootmodes other than Fast XIP. For more detailed information on boot modes, see the ROM Code Memory and Peripheral Booting chapter in the device-specific Technical Reference Manual. Table 7-11. Input Requirements for Crystal Circuit on the Auxiliary Oscillator (AUXOSC) PARAMETER MIN TYP MAX UNIT Start-up time (from power up until oscillating at stable frequency) 4 ms Crystal Oscillation frequency 20 30 MHz Parallel Load Capacitance (C1 and C2) 12 24 pF Crystal ESR 50 Ω Crystal Shunt Capacitance (Cshunt) 5 pF Crystal Oscillation Mode Fundamental Only n/a Crystal Frequency stability(1) ±50 ppm (1) Applies only when sourcing the HDMI or HDVPSS DAC clocks from the AUXOSC 7.4.1.2 Using a 1.8V LVCMOS-Compatible Clock Input A 1.8-V LVCMOS-Compatible Clock Input can be used instead of the internal oscillators as the DEV and AUX clock inputs to the system. The external connections to support this are shown in Figure 7-10 and Figure 7-11. The DEV_CLKIN and AUX_CLKIN pins are connected to the 1.8-V LVCMOS-Compatible clock sources. The DEV_MXO and AUX_MXO pins are left unconnected. The VSSA_DEVOSC and VSSA_AUXOSC pins are connected to board ground (VSS). 148 Power, Reset, Clocking, and Interrupts Copyright © 2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: DM385 DM388 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |