DM385 datasheet(264/281 Pages) TI

264 / 281 page

SPI_SCS[x] (Out)

SPI_SCLK (Out)

SPI_D[x] (In)

Bit n-1

Bit n-2

Bit n-3

Bit n-4

Bit 0

PHA=0

EPOL=1

POL=0

POL=1

SPI_SCS[x] (Out)

SPI_SCLK (Out)

SPI_D[x] (In)

Bit n-1

Bit n-2

Bit n-3

Bit 1

Bit 0

PHA=1

EPOL=1

POL=0

POL=1

DM385, DM388

SPRS821D – MARCH 2013 – REVISED DECEMBER 2013

www.ti.com

Figure 8-90. SPI Master Mode Receive Timing

Table 8-80. Timing Requirements for SPI - Slave Mode

(see Figure 8-91 and Figure 8-92)

OPP100/OPP120/Turbo/Nitr

NO.

UNIT

MIN

MAX

tc(SPICLK)

Cycle time, SPI_CLK(1)(2)

62.5(3)

tw(SPICLKL)

Pulse duration, SPI_CLK low(1)

0.5*P - 3(4)

tw(SPICLKH)

Pulse duration, SPI_CLK high(1)

0.5*P - 3(4)

tsu(MOSI-SPICLK)

Setup time, SPI_D[x] valid before SPI_CLK active edge (1)

12.92

th(SPICLK-MOSI)

Hold time, SPI_D[x] valid after SPI_CLK active edge (1)

12.92

td(SPICLK-MISO)

Delay time, SPI_CLK active edge to SPI_D[x] transition (1)

-4.00

17.1

Delay time, SPI_SCS[x] active edge to SPI_D[x]

td(SCS-MISO)

17.1

transition(5)

(1)

This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture

input data.

(2)

Related to the input maximum frequency supported by the SPI module.

(3)

Maximum frequency = 16 MHz

(4)

P = SPICLK period.

(5)

PHA = 0; SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register.

264

Peripheral Information and Timings

Submit Documentation Feedback

Product Folder Links: DM385 DM388

DM385 Datasheet(PDF) 264 Page - Texas Instruments

DM385 Datasheet(HTML) 264 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL