Electronic Components Datasheet Search
  English  ▼

X  

MIC2182 Datasheet(PDF) 14 Page - Micrel Semiconductor

Part # MIC2182
Description  High-Efficiency Synchronous Buck Controller Final Information
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICREL [Micrel Semiconductor]
Direct Link  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

MIC2182 Datasheet(HTML) 14 Page - Micrel Semiconductor

Back Button MIC2182 Datasheet HTML 10Page - Micrel Semiconductor MIC2182 Datasheet HTML 11Page - Micrel Semiconductor MIC2182 Datasheet HTML 12Page - Micrel Semiconductor MIC2182 Datasheet HTML 13Page - Micrel Semiconductor MIC2182 Datasheet HTML 14Page - Micrel Semiconductor MIC2182 Datasheet HTML 15Page - Micrel Semiconductor MIC2182 Datasheet HTML 16Page - Micrel Semiconductor MIC2182 Datasheet HTML 17Page - Micrel Semiconductor MIC2182 Datasheet HTML 18Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 28 page
background image
MIC2182
Micrel
MIC2182
14
June 2000
The enable pin (pin 6) has two threshold levels, allowing the
MIC2182 to shut down in a low current mode, or turn off output
switching in UVLO mode. An enable pin voltage lower than
the shutdown threshold turns off all the internal circuitry and
reduces the input current to typically 0.1
µA.
If the enable pin voltage is between the shutdown and UVLO
thresholds, the internal bias, V
DD, and reference voltages are
turned on. The soft-start pin is forced low by an internal
discharge MOSFET. The output drivers are inhibited from
switching and remain in a low state. Raising the enable
voltage above the UVLO threshold of 2.5V allows the soft-
start capacitor to charge and enables the output drivers.
Either of two UVLO conditions will pull the soft-start capacitor
low.
• When the V
DD drops below 4.1V
• When the enable pin drops below the 2.5V
threshold
MOSFET Gate Drive
The MIC2182 high-side drive circuit is designed to switch an
N-channel MOSFET. Referring to the block diagram in Figure
2, a bootstrap circuit, consisting of D2 and C
BST, supplies
energy to the high-side drive circuit. Capacitor C
BST is
charged while the low-side MOSFET is on and the voltage on
the V
SW pin (pin 15) is approximately 0V. When the high-side
MOSFET driver is turned on, energy from C
BST is used to turn
the MOSFET on. As the MOSFET turns on, the voltage on the
V
SW pin increases to approximately VIN. Diode D2 is re-
versed biased and C
BST floats high while continuing to keep
the high-side MOSFET on. When the low-side switch is
turned back on, C
BST is recharged through D2.
The drive voltage is derived from the internal 5V V
DD bias
supply. The nominal low-side gate drive voltage is 5V and the
nominal high-side gate drive voltage is approximately 4.5V
due the voltage drop across D2. A fixed 80ns delay between
the high- and low-side driver transitions is used to prevent
current from simultaneously flowing unimpeded through both
MOSFETs.
Oscillator and Sync
The internal oscillator is free running and requires no external
components. The nominal oscillator frequency is 300kHz. If
the output voltage is below approximately 0.95V, the oscilla-
tor operates in a frequency-foldback mode and the switching
frequency is reduced to 60kHz.
The SYNC input (pin 5) allows the MIC2182 to synchronize
with an external clock signal. The rising edge of the sync
signal generates a reset signal in the oscillator, which turns
off the low-side gate drive output. The high-side drive then
turns on, restarting the switching cycle. The sync signal is
inhibited when the controller operates in skip mode or during
frequency foldback. The sync signal frequency must be
greater than the maximum specified free running frequency
of the MIC2182. If the synchronizing frequency is lower,
double pulsing of the gate drive outputs will occur. When not
used, the sync pin must be connected to ground.
Figure 8 shows the timing between the external sync signal
(trace 2), the low-side drive (trace 1) and the high-side drive
(trace R1). There is a delay of approximately 250ns between
the rising edge of the external sync signal and turnoff of the
low-side MOSFET gate drive.
Some concerns of operating at higher frequencies are:
• Higher power dissipation in the internal V
DD
regulator. This occurs because the MOSFET
gates require charge to turn on the device. The
average current required by the MOSFET gate
increases with switching frequency. This in-
creases the power dissipated by the internal
V
DD regulator. Figure 10 shows the total gate
charge which can be driven by the MIC2182
over the input voltage range, for different values
of switching frequency. The total gate charge
includes both the high- and low-side MOSFETs.
The larger SOP package is capable of dissipat-
ing more power than the SSOP package and
can drive larger MOSFETs with higher gate
drive requirements.
TIME
Figure 8. Sync Waveforms
TIME
Figure 9. Startup Waveforms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com