| Electronic Components Datasheet Search |
|
RF64 Datasheet(PDF) 43 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
RF64 Datasheet(HTML) 43 Page - List of Unclassifed Manufacturers |
|
43 / 76 page ![]() ADVANCED COMMUNICATIONS & SENSING Page 43 of 76 RF64 Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com 5.3.5. uC Connections RF64 DATA IRQ_0 IRQ_1 (DCLK) NSS_CONFIG uC SCK MOSI MISO Figure 37: uC Connections in Continuous Mode Note that some connections may not be needed depending on the application: IRQ_0: if Sync and RSSI interrupts are not used. In this case, leave floating. IRQ_1: if the chip is never used in Tx FSK mode (DCLK connection is not compulsory in Rx and Tx OOK modes). In this case, leave floating. MISO: if no read register access is needed. In this case, pull-up to VDD through a 100 k Ω resistor. In addition, NSS_DATA pin (unused in continuous mode) should be pulled-up to VDD through a 100 k Ω resistor. Please refer to Table 13 for RF64 ‟s pins configuration 5.3.6. Continuous Mode Example Configure all data processing related registers listed below appropriately. In this example we assume that both Bit synchronizer and Sync word recognition are on. Table 19: Relevant Configuration Registers in Continuous Mode (data processing related only) Tx Rx Description MCParam Data_mode_x X X Defines data operation mode (=> Continuous) IRQParam Rx_stby_irq_0 X Defines IRQ_0 source in Rx mode RXParam Sync_on X Enables Sync word recognition Sync_size X Defines Sync word size Sync_tol X Defines the error tolerance on Sync word recognition SYNCParam Sync_value X Defines Sync word value Tx Mode: Go to Tx mode (and wait for Tx to be ready, see Figure 50) Send all pa cket‟s bits on DATA pin synchronously with DCLK signal provided on IRQ_1 Go to Sleep mode Rx Mode: Program Rx interrupts: IRQ_0 mapped to Sync (Rx_stby_irq _0=”00”) and IRQ_1 mapped to DCLK (Bit synchronizer enabled) Go to Rx mode (note that Rx is not ready immediately, see Figure 49) Wait for Sync interrupt Get all packet bits on DATA pin synchronously with DCLK signal provided on IRQ_1 Go to Sleep mode |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |