Electronic Components Datasheet Search
  English  ▼

X  

OPA211-EP Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part # OPA211-EP
Description  1.1nV/?숰z NOISE, LOW POWER, PRECISION OPERATIONAL AMPLIFIER
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

OPA211-EP Datasheet(HTML) 4 Page - Texas Instruments

  OPA211-EP Datasheet HTML 1Page - Texas Instruments OPA211-EP Datasheet HTML 2Page - Texas Instruments OPA211-EP Datasheet HTML 3Page - Texas Instruments OPA211-EP Datasheet HTML 4Page - Texas Instruments OPA211-EP Datasheet HTML 5Page - Texas Instruments OPA211-EP Datasheet HTML 6Page - Texas Instruments OPA211-EP Datasheet HTML 7Page - Texas Instruments OPA211-EP Datasheet HTML 8Page - Texas Instruments OPA211-EP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 26 page
background image
OPA211-EP
SBOS638 – JUNE 2012
www.ti.com
6 THERMAL INFORMATION
OPA211
THERMAL METRIC(1)
DGK
UNITS
8 PINS
θJA
Junction-to-ambient thermal resistance(2)
184.9
θJCtop
Junction-to-case (top) thermal resistance(3)
71.2
θJB
Junction-to-board thermal resistance(4)
104.9
°C/W
ψJT
Junction-to-top characterization parameter(5)
11.5
ψJB
Junction-to-board characterization parameter(6)
103.4
θJCbot
Junction-to-case (bottom) thermal resistance(7)
N/A
(1)
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2)
The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as
specified in JESD51-7, in an environment described in JESD51-2a.
(3)
The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-
standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4)
The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB
temperature, as described in JESD51-8.
(5)
The junction-to-top characterization parameter,
ψJT, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining
θJA, using a procedure described in JESD51-2a (sections 6 and 7).
(6)
The junction-to-board characterization parameter,
ψJB, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining
θJA , using a procedure described in JESD51-2a (sections 6 and 7).
(7)
The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific
JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
4
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Links: OPA211-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com