ADS5560 datasheet(12/61 Pages) TI1

12 / 61 page

ADS5560, ADS5562

SLWS207B – MAY 2008 – REVISED JANUARY 2016

www.ti.com

6.7 AC Electrical Characteristics for ADS5562, Fs = 80 MSPS

Typical values are at 25°C, AVDD = DRVDD = 3.3 V, sampling rate = Maximum Rated, sine wave input clock, 1.5-VPP clock

amplitude, 50% clock duty cycle, –1-dBFS differential analog input, internal reference mode, DDR LVDS interface, 0 dB fine

gain

(1). Minimum and maximum values are across the full temperature range T

MIN = –40°C to TMAX = 85°C, AVDD = DRVDD

= 3.3 V, sampling rate = Maximum Rated, default fine gain (1 dB), unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

FIN = 3 MHz

FIN = 10 MHz

83.8

LVDS interface

dBFS

FIN = 25 MHz

83.2

FIN = 30 MHz

82.8

SNR

Signal to noise ratio

FIN = 3 MHz

81.7

FIN = 10 MHz

81.4

CMOS interface

dBFS

FIN = 25 MHz

80.7

FIN = 30 MHz

80.4

RMS output noise

Inputs tied to common-mode

1.42

LSB

FIN = 3 MHz

80.5

FIN = 10 MHz

80.5

LVDS interface

dBFS

FIN = 25 MHz

79.5

SINAD

FIN = 30 MHz

Signal to noise and distortion

FIN = 3 MHz

80.5

ratio

FIN = 10 MHz

73.5

80.2

CMOS interface

dBFS

FIN = 25 MHz

79.3

FIN = 30 MHz

77.9

ENOB

LVDS interface, FIN = 10 MHz

12.2

13.1

bits

Effective number of bits

FIN = 3 MHz

FIN = 10 MHz

SFDR

dBc

Spurious free dynamic range

FIN = 25 MHz

FIN = 30 MHz

FIN = 3 MHz

FIN = 10 MHz

HD2

dBc

Second harmonic

FIN = 25 MHz

FIN = 30 MHz

(1)

After reset, the device is initialized to 1-dB fine gain setting. For SFDR and SNR performance across fine gains, see the Typical

Characteristics section.

Submit Documentation Feedback

Product Folder Links: ADS5560 ADS5562

ADS5560 Datasheet(PDF) 12 Page - Texas Instruments

ADS5560 Datasheet(HTML) 12 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL