Electronic Components Datasheet Search
  English  ▼

X  

PEB2255 Datasheet(PDF) 39 Page - Infineon Technologies AG

Part # PEB2255
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  374 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2255 Datasheet(HTML) 39 Page - Infineon Technologies AG

Back Button PEB2255 Datasheet HTML 35Page - Infineon Technologies AG PEB2255 Datasheet HTML 36Page - Infineon Technologies AG PEB2255 Datasheet HTML 37Page - Infineon Technologies AG PEB2255 Datasheet HTML 38Page - Infineon Technologies AG PEB2255 Datasheet HTML 39Page - Infineon Technologies AG PEB2255 Datasheet HTML 40Page - Infineon Technologies AG PEB2255 Datasheet HTML 41Page - Infineon Technologies AG PEB2255 Datasheet HTML 42Page - Infineon Technologies AG PEB2255 Datasheet HTML 43Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 374 page
background image
PEB 2255
FALC-LH V1.3
Pin Descriptions
Data Sheet
39
2000-07
System Interface Transmit
68XMFB
O
Transmit Multiframe Begin
E1 mode/LOOP.SPN = 0:
Marks the begin of every transmitted multiframe
(XDI).
T1/J1 mode/XC0.MFBS = 1:
XMFB marks the beginning of every transmitted
multiframe (XDI).
T1/J1 mode/XC0.MFBS = 0:
XMFB marks the beginning of every transmitted
superframe. Additional pulses every 12 frames
are provided when using ESF/F24 or F72
format.
General:
This signal is always active high for one 2048
kbit/s period. In 4096 kbit/s mode,itis active
during the first two bits of a multiframe.
XOID
O
Transmit Optical Interface Data
E1 mode only/LOOP.SPN = 1:
Unipolar data sent to fiber optical interface with
2048 kbit/s which will be clocked off on the
positive transitions of XCLK. Clocking off data in
NRZ mode is done with a duty cycle of 100%.
CMI code data is shifted out with a duty cycle of
50%/100% according to the CMI coding.
Output polarity is selected by LIM0.XDOS
(active high after reset).
Single rail mode is selected if LIM1.DRS = 1 and
FMR0.XC1 = 0.
Table 4
Pin Definitions - System Interface (cont’d)
Pin No.
Symbol
Input (I)
Output (O)
Supply (S)
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com