Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PEB2255 Datasheet(PDF) 54 Page - Infineon Technologies AG

Part # PEB2255
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  374 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2255 Datasheet(HTML) 54 Page - Infineon Technologies AG

Back Button PEB2255 Datasheet HTML 50Page - Infineon Technologies AG PEB2255 Datasheet HTML 51Page - Infineon Technologies AG PEB2255 Datasheet HTML 52Page - Infineon Technologies AG PEB2255 Datasheet HTML 53Page - Infineon Technologies AG PEB2255 Datasheet HTML 54Page - Infineon Technologies AG PEB2255 Datasheet HTML 55Page - Infineon Technologies AG PEB2255 Datasheet HTML 56Page - Infineon Technologies AG PEB2255 Datasheet HTML 57Page - Infineon Technologies AG PEB2255 Datasheet HTML 58Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 374 page
background image
PEB 2255
FALC-LH V1.3
Functional Description E1
Data Sheet
54
2000-07
4
Functional Description E1
4.1
Receive Path in E1 Mode
Figure 11
Receive Clock System (E1)
Receive Line Interface
For data input, three different data types are supported:
• Ternary coded signals received at multifunction ports RL1 and RL2 from a -10 dB
(short haul, LIM0.EQON = 0) or -43 dB (long haul, LIM0.EQON = 1) ternary interface.
The ternary interface is selected if LIM1.DRS is reset.
• Digital dual rail signals received on ports RDIP and RDIN. The dual rail interface is
selected if LIM1.DRS and FMR0.RC1 is set.
• Unipolar data on port ROID received from a fiber optical interface. The optical
interface is selected if LIM1.DRS is set and FMR0.RC1 is reset.
Alternatively the optical interface can be switched to pin 68 (XMFB/XOID) and pin 80
(ROID) by setting bit LOOP.SPN.
Equalizer
Clock &
Data
Recovery
DPLL
Line
Decoder
Alarm
Detector
Analog
LOS
Detector
RDATA
RCLK
DCO-R
PD
Osc.
SYNC
XTAL1
16.384
MHz
RL1/RDIP/ROID
RL2/RDIN/RCLKI
F0057



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com