Electronic Components Datasheet Search
  English  ▼

X  

PEB2255 Datasheet(PDF) 51 Page - Infineon Technologies AG

Part # PEB2255
Description  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  374 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2255 Datasheet(HTML) 51 Page - Infineon Technologies AG

Back Button PEB2255 Datasheet HTML 47Page - Infineon Technologies AG PEB2255 Datasheet HTML 48Page - Infineon Technologies AG PEB2255 Datasheet HTML 49Page - Infineon Technologies AG PEB2255 Datasheet HTML 50Page - Infineon Technologies AG PEB2255 Datasheet HTML 51Page - Infineon Technologies AG PEB2255 Datasheet HTML 52Page - Infineon Technologies AG PEB2255 Datasheet HTML 53Page - Infineon Technologies AG PEB2255 Datasheet HTML 54Page - Infineon Technologies AG PEB2255 Datasheet HTML 55Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 374 page
background image
PEB 2255
FALC-LH V1.3
Functional Description E1/T1/J1
Data Sheet
51
2000-07
Figure 9
Interrupt Status Registers
Each interrupt indication of registers ISR0…3,5 can be selectively masked by setting the
corresponding bit in the corresponding mask registers IMR0…3,5. If the interrupt status
bits are masked they neither generate an interrupt at INT nor are they visible in
ISR0 … 3,5.
GIS, the non-maskable Global Interrupt Status Register, serves as pointer to pending
interrupts. After the FALC
®-LH has requested an interrupt by activating its INT pin, the
CPU should first read the Global Interrupt Status register GIS to identify the requesting
interrupt source register. After reading the assigned interrupt status registers
ISR0...ISR3 and ISR5, the pointer in register GIS is cleared or updated if another
interrupt requires service.
If all pending interrupts are acknowledged by reading (GIS is reset), pin INT goes
inactive.
Updating of interrupt status registers ISR0 … 3,5 and GIS is only prohibited during read
access.
Masked Interrupts Visible in Status Registers
• The Global Interrupt Status register (GIS) indicates those interrupt status registers
with active interrupt indications (GIS.ISR0...3,5).
• An additional mode can be selected via bit IPC.VIS.
• In this mode, masked interrupt status bits neither generate an interrupt at pin INT nor
are they visible in GIS, but are displayed in the respective interrupt status
register(s) ISR0...3,5.
This mode is useful when some interrupt status bits are to be polled in the individual
interrupt status registers.
ITS09740
ISR0
ISR1
ISR3 ISR2
GIS
ISR3
IMR3
IMR0
ISR0
ISR1
IMR1
IMR2
ISR2
ISR5
IMR5
ISR5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com