| Electronic Components Datasheet Search |
|
PI6LC4830 Datasheet(PDF) 1 Page - Pericom Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
PI6LC4830 Datasheet(HTML) 1 Page - Pericom Semiconductor Corporation |
|
1 / 11 page ![]() 1 PI6LC4830 Rev B 08/17/12 Block Diagram Features Î 3.3V supply voltage Î 3 HCSL and 1 LVCMOS 100MHz outputs with OE/ function Î 1 LVCMOS 100/50MHz selectable Î 25MHz crystal or differential input Î Low 1ps RMS max integrated phase noise design Î PLL Bypass mode for test Î 32 lead 5x5mm TQFN package Description The PI6LC4830 is an LC VCO based low phase noise design intended for the most demanding PCIe® 2.0 applications. Use of the ultra-low noise LC VCO allows for much greater noise margins than traditional solutions. This is ideal for noisy envi- ronments. Pin Configuration QA_OE QA_CMOS QB_DIV2 QB_CMOS QB_OE /R IN+ IN- OSC IN_SEL REF_OUT_OE PLL_Byps QA0:QA2 100MHz HCSL Outputs PLL /2 REF_OUT 1 2 10 9 8 7 6 5 4 3 15 14 13 31 12 25 24 17 18 19 20 21 22 23 26 27 28 29 30 QA1+ VDD_OutA_SE GND QA2- QA2+ VDD_Out QA1- PLL_Byps REF_OUT_OE VDD_REF_Out IN- IN+ VDD_PLL QB_DIV2 QB_OE 11 16 QA_CMOS 32 GND PI6LC4830 HiFlexTM Network Clock Generator 12-0238 |
Similar Part No. - PI6LC4830 |
|
Similar Description - PI6LC4830 |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |