ADC1175 datasheet(6/19 Pages) NSC

6 / 19 page

Converter Electrical Characteristics (Continued)

The following specifications apply for AV

DD =DVDD = +5.0VDC, OE = 0V, VRT = +2.6V, VRB = 0.6V, CL = 20 pF,

CLK = 20MHz at 50% duty cycle. Boldface limits apply for TA =TMIN to TMAX; all other limits TA = 25˚C (Notes 7, 8)

Symbol

Parameter

Conditions

Typical

(Note 9)

Limits

(Note 9)

Units

Reference Top Self Bias

Voltage

RT connected to VRTS

RB connected to VRBS

2.6

Reference Bottom Self Bias

Voltage

RT connected to VRTS

0.6

0.55

V(min)

RB connected to VRBS

0.65

V(max)

RTS -

RBS

Self Bias Voltage Delta

RT connected to VRTS,

RB connected to VRBS

1.89

2.15

µAmin

µAmax

RT connected to VRTS,

RB connected to AVSS

2.3

RT -VRB

Reference Voltage Delta

1.0

V(min)

2.8

V(max)

Power Supply Characteristics

Analog Supply Current

DD =AVDD =5.25V

9.5

Digital Supply Current

DD =AVDD =5.25V

2.5

IAV

DD +

IDV

Total Operating Current

DD AVDD =5.25V, fCLK = 20 MHz

DD AVDD =5.25V, fCLK = 30 MHz

DD =AVDD =5.25V, CLK Low

(Note 10)

9.6

Power Consumption

DD =AVDD =5.25V, fCLK = 20 MHz

DD =AVDD =5.25V, fCLK = 30 MHz

CLK, OE Digital Input Characteristics

Logical High Input Voltage

DD =AVDD = +5.25V

3.0

V (min)

Logical Low Input Voltage

DD =AVDD = +5.25V

1.0

V (max)

Logical High Input Current

IH =DVDD =AVDD = +5.25V

µA

Logic Low Input Current

IL = 0V, DVDD =AVDD = +5.25V

−5

µA

Logic Input Capacitance

Digital Output Characteristics

High Level Output Current

DD = 4.75V, VOH = 2.4V

−1.1

mA (min)

Low Level Output Current

DD = 4.75V, VOL = 0.4V

1.6

mA (max)

OZH,

OZL

Tri-State® Leakage Current

DD = 5.25V

OE=DV

DD,VOL

= 0VorV

OH =DVDD

±20

µA

AC Electrical Characteristics

Maximum Conversion Rate

MHz(min)

Minimum Conversion Rate

MHz

Output Delay

CLK high to data valid

ns(max)

Pipeline Delay (Latency)

2.5

Clock

Cycles

Sampling (Aperture) Delay

CLK low to acquisition of data

Aperture Jitter

ps rms

Output Hold Time

CLK high to data invalid

OE Low to Data Valid

Loaded as in Figure 2

DIS

OE High to High Z State

Loaded as in Figure 2

ENOB

Effective Number of Bits

IN = 1.31 MHz, VIN = FS-2LSB

IN = 4.43 MHz, VIN = FS-2LSB

IN = 9.9 MHz, VIN = FS-2LSB

IN = 4.43 MHz, fCLK = 30 MHz

7.5

7.3

7.2

6.5

7.0

Bits (min)

ADC1175 Datasheet(PDF) 6 Page - National Semiconductor (TI)

ADC1175 Datasheet(HTML) 6 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

Datasheet Download

Link URL