PI7C7300D datasheet(11/107 Pages) PERICOM

11 / 107 page

PI7C7300D

3-PORT PCI-TO-PCI BRIDGE

INTRODUCTION

PRODUCT DESCRIPTION

The PI7C7300D is Pericom Semiconductor’s second-generation PCI-PCI Bridge and is

an updated revision to the PI7C7300A. It is designed to be fully compliant with the 32-

bit, 66MHz implementation of the PCI Local Bus Specification, Revision 2.2. The

PI7C7300D supports only synchronous bus transactions between devices on the Primary

Bus running at 33MHz to 66MHz and the Secondary Buses operating at either 33MHz or

66MHz. The Primary and Secondary Buses can also operate in concurrent mode,

resulting in added increase in system performance. Concurrent bus operation off-loads

and isolates unnecessary traffic from the Primary Bus; thereby enabling a master and a

target device on the same Secondary PCI Bus to communicate even while the Primary

Bus is busy. In addition, the Secondary Buses have load balancing capability, allowing

faster devices to be isolated away from slower devices. Among the other features

supported by the PI7C7300D are: support for up to 15 devices on the Secondary Buses,

Compact PCI Hot Swap (PICMG 2.1, R1.0) Friendly Support and Dual Addressing

Cycle.

PRODUCT FEATURES

•

32-bit Primary and Two Secondary Ports run up to 66MHz

•

All 3 ports compliant with the PCI Local Bus Specification, Revision 2.2

•

Compliant with PCI-to-PCI Bridge Architecture Specification, Revision 1.1.

All I/O and memory commands

Type 1 to Type 0 configuration conversion

Type 1 to Type 1 configuration forwarding

Type 1 configuration write to special cycle conversion

•

Concurrent Primary to Secondary Bus operation and independent intra-Secondary

Port channel to reduce traffic on the Primary Port

•

Provides internal arbitration for one set of eight secondary bus masters (S1 bus) and

one set of seven (eight if Hot Swap is disabled) secondary bus masters (S2 bus)

Programmable 2-level priority arbiter

Disable control for use of external arbiter

•

Supports posted write buffers in all directions

•

Three 128 byte FIFO’s for delay transactions

•

Three 128 byte FIFO’s for posted memory transactions

•

Enhanced address decoding

32-bit I/O address range

32-bit memory-mapped I/O address range

VGA addressing and VGA palette snooping

ISA-aware mode for legacy support in the first 64KB of I/O address range

•

Dual Addressing cycle (64-bit)

•

Supports system transaction ordering rules

•

Tri-state control of output buffers on secondary buses

•

Compact PCI Hot Swap (PICMG 2.1, R1.0) Friendly Support

•

Industrial Temperature range –40°C to 85°C

•

IEEE 1149.1 JTAG interface support

•

3.3V core; 3.3V PCI I/O interface with 5V I/O tolerance

•

272-pin plastic BGA package

Page 11 of 107

Pericom Semiconductor

November 2005 - Revision 1.01

PI7C7300D Datasheet(PDF) 11 Page - Pericom Semiconductor Corporation

PI7C7300D Datasheet(HTML) 11 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL