3

DLP2010

www.ti.com

DLPS046B – JULY 2014 – REVISED JULY 2016

Product Folder Links: DLP2010

Submit Documentation Feedback

Copyright © 2014–2016, Texas Instruments Incorporated

(1)

Low speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard

No. 209B, Low Power Double Data Rate (LPDDR) JESD209B.

(2)

Net trace lengths inside the package:

Relative dielectric constant for the FQJ ceramic package is 9.8.

Propagation speed = 11.8 / sqrt(9.8) = 3.769 inches/ns.

Propagation delay = 0.265 ns/inch = 265 ps/inch = 10.43 ps/mm.

5 Pin Configuration and Functions

FQJ Package

40-Pin LGA

Bottom View

PIN

TYPE

SIGNAL

DATA RATE

DESCRIPTION

PACKAGE NET

NAME

NO.

DATA INPUTS

D_N(0)

G4

I

SubLVDS

Double

Data, Negative

7.03

D_P(0)

G3

I

SubLVDS

Double

Data, Positive

7.03

D_N(1)

G8

I

SubLVDS

Double

Data, Negative

7.03

D_P(1)

G7

I

SubLVDS

Double

Data, Positive

7.03

D_N(2)

H5

I

SubLVDS

Double

Data, Negative

7.02

D_P(2)

H6

I

SubLVDS

Double

Data, Positive

7.02