0.0 * VDD

0.2 * VDD

0.3 * VDD

0.7 * VDD

0.8 * VDD

1.0 * VDD

LS_CLK, LS_WDATA

0.0 * VDD

0.2 * VDD

0.8 * VDD

1.0 * VDD

DMD_DEN_ARSTZ

LS_ WDATA

LS_CLK

50%

50%

50%

50%

50%

12

DLP2010

DLPS046B – JULY 2014 – REVISED JULY 2016

www.ti.com

Product Folder Links: DLP2010

Submit Documentation Feedback

Copyright © 2014–2016, Texas Instruments Incorporated

A.

Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in

JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR) JESD209B.

Figure 2. LPSDR Switching Parameters

Figure 3. LPSDR Input Rise and Fall Slew Rate

Figure 4. SubLVDS Input Rise and Fall Slew Rate