Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM355 Datasheet(PDF) 125 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM355
Description  Digital Media System-on-Chip (DMSoC)
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320DM355 Datasheet(HTML) 125 Page - Texas Instruments

Back Button TMS320DM355 Datasheet HTML 121Page - Texas Instruments TMS320DM355 Datasheet HTML 122Page - Texas Instruments TMS320DM355 Datasheet HTML 123Page - Texas Instruments TMS320DM355 Datasheet HTML 124Page - Texas Instruments TMS320DM355 Datasheet HTML 125Page - Texas Instruments TMS320DM355 Datasheet HTML 126Page - Texas Instruments TMS320DM355 Datasheet HTML 127Page - Texas Instruments TMS320DM355 Datasheet HTML 128Page - Texas Instruments TMS320DM355 Datasheet HTML 129Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 125 / 163 page
background image
PCLK
2
1
3
4
4
TMS320DM355
www.ti.com
SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010
5.9.1.4
VPFE Electrical Data/Timing
Table 5-17. Timing Requirements for VPFE PCLK Master/Slave Mode(1) (see Figure 5-23)
NO.
PARAMETER
MIN
MAX
UNIT
H3A not used
13.33 or P(2)
100
ns
1
tc(PCLK)
Cycle time, PCLK
H3A used
2P + 1
100
ns
2
tw(PCLKH)
Pulse duration, PCLK high
5.7
ns
3
tw(PCLKL)
Pulse duration, PCLK low
5.7
ns
4
tt(PCLK)
Transition time, PCLK
3
ns
(1)
P = 1/SYSCLK4 in nanoseconds (ns). For example, if the SYSCLK4 frequency is 135 MHz, use P = 7.41 ns. See Section 3.5 , Device
Clocking, for more information on the supported clock configurations of the DM355.
(2)
Use whichever value is greater.
Figure 5-23. VPFE PCLK Timing
Table 5-18. Timing Requirements for VPFE (CCD) Slave Mode (see Figure 5-24)
DM355
NO.
PARAMETER
UNIT
MIN
MAX
5
tsu(CCDV-PCLK)
Setup time, CCD valid before PCLK edge
3
ns
6
th(PCLK-CCDV)
Hold time, CCD valid after PCLK edge
2
ns
7
tsu(HDV-PCLK)
Setup time, HD valid before PCLK edge
3
ns
8
th(PCLK-HDV)
Hold time, HD valid after PCLK edge
2
ns
9
tsu(VDV-PCLK)
Setup time, VD valid before PCLK edge
3
ns
10
th(PCLK-VDV)
Hold time, VD valid after PCLK edge
2
ns
11
tsu(CAM_WEN_FIELDV-PCLK)
Setup time, CAM_WEN_FIELD valid before PCLK edge
3
ns
12
th(CAM_WEN_FIELDV-PCLK)
Hold time, C_WEN_FIELD valid after PCLK edge
2
ns
Copyright © 2007–2010, Texas Instruments Incorporated
DM355 Peripheral Information and Electrical Specifications
125
Submit Documentation Feedback
Product Folder Link(s): TMS320DM355



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com