Electronic Components Datasheet Search
  English  ▼

X  

PCI4510 Datasheet(PDF) 77 Page - Texas Instruments

Part # PCI4510
Description  PC CARD AND INTEGRATED 1394A-2000 OHCI TWO PORT PHY/LINK LAYER CONTROLLER
PDF  220 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI4510 Datasheet(HTML) 77 Page - Texas Instruments

Back Button PCI4510 Datasheet HTML 73Page - Texas Instruments PCI4510 Datasheet HTML 74Page - Texas Instruments PCI4510 Datasheet HTML 75Page - Texas Instruments PCI4510 Datasheet HTML 76Page - Texas Instruments PCI4510 Datasheet HTML 77Page - Texas Instruments PCI4510 Datasheet HTML 78Page - Texas Instruments PCI4510 Datasheet HTML 79Page - Texas Instruments PCI4510 Datasheet HTML 80Page - Texas Instruments PCI4510 Datasheet HTML 81Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 220 page
background image
4−5
4.6
Class Code and Revision ID Registers
The class code and revision ID register recognizes the PCI4510 device as a bridge device (06h) and CardBus bridge
device (07h) with a (00h) programming interface. Furthermore, the TI chip revision (02h) is indicated in the least
significant byte.
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Name
Class code
Type
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
Default
0
0
0
0
0
1
1
0
0
0
0
0
0
1
1
1
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
Class code
Revision ID
Type
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
Register:
Class code and revision ID
Offset:
08h (Function 0)
Type:
Read-only
Default:
0607 0002h
4.7
Cache Line Size Register
The cache line size register is programmed by host software to indicate the system cache line size.
Bit
7
6
5
4
3
2
1
0
Name
Cache line size
Type
RW
RW
RW
RW
RW
RW
RW
RW
Default
0
0
0
0
0
0
0
0
Register:
Cache line size
Offset:
0Ch (Function 0)
Type:
Read/Write
Default:
00h
4.8
Latency Timer Register
The latency timer register specifies the latency timer for the PCI4510 device, in units of PCI clock cycles. When the
PCI4510 device is a PCI bus initiator and asserts FRAME, the latency timer begins counting from zero. If the latency
timer expires before the PCI4510 transaction has terminated, then the PCI4510 device terminates the transaction
when its GNT is deasserted.
Bit
7
6
5
4
3
2
1
0
Name
Latency timer
Type
RW
RW
RW
RW
RW
RW
RW
RW
Default
0
0
0
0
0
0
0
0
Register:
Latency timer
Offset:
0Dh
Type:
Read/Write
Default:
00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com