Electronic Components Datasheet Search
  English  ▼

X  

ISP1301 Datasheet(PDF) 13 Page - NXP Semiconductors

Part # ISP1301
Description  Universal Serial Bus On-The-Go transceiver
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

ISP1301 Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button ISP1301 Datasheet HTML 9Page - NXP Semiconductors ISP1301 Datasheet HTML 10Page - NXP Semiconductors ISP1301 Datasheet HTML 11Page - NXP Semiconductors ISP1301 Datasheet HTML 12Page - NXP Semiconductors ISP1301 Datasheet HTML 13Page - NXP Semiconductors ISP1301 Datasheet HTML 14Page - NXP Semiconductors ISP1301 Datasheet HTML 15Page - NXP Semiconductors ISP1301 Datasheet HTML 16Page - NXP Semiconductors ISP1301 Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 46 page
background image
Philips Semiconductors
ISP1301
USB OTG transceiver
Product data
Rev. 01 — 14 April 2004
13 of 46
9397 750 11355
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Table 6 specifies the functionality of the device during the four USB modes.
The ISP1301 is in the USB mode when both the TRANSP_EN and UART_EN bits
are cleared.
9.4 Transparent modes
9.4.1
Transparent general-purpose buffer mode
In the transparent general-purpose buffer mode, the DAT/VP and SE0/VM pins are
connected to the DP and DM pins, respectively. Using bits TRANSP_BDIR1 and
TRANSP_BDIR0 of the Mode Control 2 register as specified in Table 8, you can
control the direction of data transfer. The ISP1301 is in the transparent
general-purpose buffer mode if bit TRANSP_EN = 1 and bit DAT_SE0 = 1.
9.4.2
Transparent UART mode
When in the transparent UART mode, the ATX behaves as two logic level translator
between the following pins:
• For TxD signal: from SE0/VM (VDD_LGC level) to DM (+3.3 V level)
• For RxD signal: from DP (+3.3 V level) to DAT/VP (VDD_LGC level).
In the UART mode, the OTG controller is allowed to connect a UART to the DAT/VP
and SE0/VM pins of the ISP1301.
The UART mode is entered by setting the UART_EN bit in the Mode Control 1
register. The UART mode is equivalent to one of the transparent general purpose
buffer mode (bit TRANSP_BDIR1 = 1, bit TRANSP_BDIR0 = 0).
9.4.3
Summary tables
[1]
Conditions:
a) bit SPD_SUSP_CTRL
= 0 and pin SUSPEND = HIGH, or
b) bit SPD_SUSP_CTRL
= 1 and bit SUSPEND_REG = 0.
Table 4:
Device operating modes
Mode
USB
suspend
condition[1]
Bit
DAT
_SE0
Pin
OE_N/
INT_N
Bit
TRANSP
_EN
Bit
UART
_ EN
Description
Direct I2C-bus mode
Direct I2C-bus mode
X
X
X
0
X
X
X
HIGH
1
X
X1
X
1
X
USB modes
USB suspend mode
1
X
X
0
0
see Table 5 and Table 7
USB functional mode
0
X
X
0
0
ATX is fully functional; see Table 6
Transparent modes
Transparent general-purpose
buffer mode
X
1
X
1
0
ATX is not functional; see Table 8
Transparent UART mode
X
X
X
X
1
DAT/VP <= DP (RxD signal of UART)
SE0/VM => DM (TxD signal of UART);
ATX is not functional



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com