Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ISP1301 Datasheet(PDF) 21 Page - NXP Semiconductors

Part # ISP1301
Description  Universal Serial Bus On-The-Go transceiver
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

ISP1301 Datasheet(HTML) 21 Page - NXP Semiconductors

Back Button ISP1301 Datasheet HTML 17Page - NXP Semiconductors ISP1301 Datasheet HTML 18Page - NXP Semiconductors ISP1301 Datasheet HTML 19Page - NXP Semiconductors ISP1301 Datasheet HTML 20Page - NXP Semiconductors ISP1301 Datasheet HTML 21Page - NXP Semiconductors ISP1301 Datasheet HTML 22Page - NXP Semiconductors ISP1301 Datasheet HTML 23Page - NXP Semiconductors ISP1301 Datasheet HTML 24Page - NXP Semiconductors ISP1301 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 46 page
background image
Philips Semiconductors
ISP1301
USB OTG transceiver
Product data
Rev. 01 — 14 April 2004
21 of 46
9397 750 11355
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Interrupt Latch register (Set/Clear: 0AH/0BH): This register indicates the source
that generated the interrupt. The bit allocation of the Interrupt Latch register is given
in Table 27.
Interrupt Enable Low register (Set/Clear: 0CH/0DH): This register enables
interrupts on transition from true to false. For the bit allocation of this register, see
Table 29.
Table 26:
Interrupt Source register: bit description
Bit
Symbol
Description
7
CR_INT
DP pin is above the car kit interrupt threshold (0.4 V to 0.6 V)
6
BDIS_ACON
set when bit BDIS_ACON_EN is set, and the ISP1301 asserts bit
DP_PULLUP after detecting the B-device disconnect
5
ID_FLOAT
ID pin is floating
4
DM_HI
DM pin is HIGH
3
ID_GND
ID pin is connected to ground
2
DP_HI
DP pin is HIGH
1
SESS_VLD
session valid comparator; threshold
= 0.8 V to 2.0 V
0
VBUS_VLD
A-device VBUS valid comparator; threshold > 4.4 V
Table 27:
Interrupt Latch register: bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
CR_INT
BDIS_
ACON
ID_FLOAT
DM_HI
ID_GND
DP_HI
SESS_VLD VBUS_VLD
Reset
00000000
Access
R/S/C
R/S/C
R/S/C
R/S/C
R/S/C
R/S/C
R/S/C
R/S/C
Table 28:
Interrupt Latch register: bit description
Bit
Symbol
Description
7
CR_INT
interrupt for CR_INT status change
6
BDIS_ACON
interrupt for BDIS_ACON status change
5
ID_FLOAT
interrupt for ID_FLOAT status change
4
DM_HI
interrupt for DM_HI status change
3
ID_GND
interrupt for ID_GND status change
2
DP_HI
interrupt for DP_HI status change
1
SESS_VLD
interrupt for SESS_VLD status change
0
VBUS_VLD
interrupt for VBUS_VLD status change
Table 29:
Interrupt Enable Low register: bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
CR_INT
BDIS_
ACON
ID_FLOAT
DM_HI
ID_GND
DP_HI
SESS_VLD VBUS_VLD
Reset
00000000
Access
R/S/C
R/S/C
R/S/C
R/S/C
R/S/C
R/S/C
R/S/C
R/S/C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com