Electronic Components Datasheet Search
  English  ▼

X  

GS2972 Datasheet(PDF) 23 Page - Semtech Corporation

Part # GS2972
Description  3G/HD/SD-SDI Serializer with Complete SMPTE Audio & Video Support
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS2972 Datasheet(HTML) 23 Page - Semtech Corporation

Back Button GS2972 Datasheet HTML 19Page - Semtech Corporation GS2972 Datasheet HTML 20Page - Semtech Corporation GS2972 Datasheet HTML 21Page - Semtech Corporation GS2972 Datasheet HTML 22Page - Semtech Corporation GS2972 Datasheet HTML 23Page - Semtech Corporation GS2972 Datasheet HTML 24Page - Semtech Corporation GS2972 Datasheet HTML 25Page - Semtech Corporation GS2972 Datasheet HTML 26Page - Semtech Corporation GS2972 Datasheet HTML 27Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 125 page
background image
GS2972 3G/HD/SD-SDI Serializer with Complete
SMPTE Audio & Video Support
Final Data Sheet
Rev. 9
GENDOC-047479
September 2013
23 of 125
www.semtech.com
2.4 AC Electrical Characteristics
Table 2-4: AC Electrical Characteristics
VCC = +3.3V ±5%, TA = -20°C to +85°C, unless otherwise shown
Parameter
Symbol
Conditions
Min
Typ
Max
Units
Note
System
Device Latency
–
3G bypass
(PCLK = 148.5 MHz)
–54
–
PCLK
–
–
3G SMPTE without
audio
(PCLK = 148.5 MHz)
–95
–
PCLK
–
–
3G SMPTE with
audio
(PCLK = 148.5 MHz)
–
1106
–PCLK
–
–
3G IOPROC
disabled 20-bit
mode
(PCLK = 148.5MHz)
–94
–
PCLK
–
–
HD bypass
(PCLK = 74.25 MHz)
–54
–
PCLK
–
–
HD SMPTE without
audio
(PCLK = 74.25 MHz)
–95
–
PCLK
–
–
HD SMPTE with
audio
(PCLK = 74.25 MHz)
–
1106
–PCLK
–
–
HD IOPROC
disabled 10-bit
mode
(PCLK = 74.25MHz)
98
–
SD bypass
(PCLK = 27 MHz)
–54
–
PCLK
–
–
SD SMPTE without
audio
–
112
–
PCLK
–
–
SD SMPTE with
audio
–
638
–
PCLK
–
–
SD IOPROC
disabled 10-bit
mode
(PCLK = 27MHz)
–94
–
PCLK
–
–DVB-ASI–
52
–
PCLK
–
Reset Pulse Width
treset
–1
–
–
ms
–
Parallel Input
Parallel Clock Frequency
fPCLK
–
13.5
–
148.5
MHz
–
Parallel Clock Duty Cycle
DCPCLK
–40
–
60%
–
Input Data Setup Time
tsu
50% levels;
+3.3V or +1.8V
operation
1.2
–
–
ns
1
Input Data Hold Time
tih
0.8
–
–
ns
1
Serial Digital Output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com