Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TPS65010 Datasheet(PDF) 18 Page - Texas Instruments

Click here to check the latest version.
Part # TPS65010
Description  POWER AND BATTERY MANAGEMENT IC FOR Li-ION POWERED SYSTEMS
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS65010 Datasheet(HTML) 18 Page - Texas Instruments

Back Button TPS65010 Datasheet HTML 14Page - Texas Instruments TPS65010 Datasheet HTML 15Page - Texas Instruments TPS65010 Datasheet HTML 16Page - Texas Instruments TPS65010 Datasheet HTML 17Page - Texas Instruments TPS65010 Datasheet HTML 18Page - Texas Instruments TPS65010 Datasheet HTML 19Page - Texas Instruments TPS65010 Datasheet HTML 20Page - Texas Instruments TPS65010 Datasheet HTML 21Page - Texas Instruments TPS65010 Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 50 page
background image
www.ti.com
VBAT
VBAT
SCL
SDA
VBAT
ISET
PG
AC Adapter
USB port
SCLK
SDAT
TS
VINMAIN
L1
VMAIN
VINCORE
L2
VCORE
VINLDO1
VLDO1
VINLDO2
VLDO2
LOW_PWR
AGND
PGND
INT
AC
USB
BATT−
BATT+
TEMP
CHARGER/REG INTERRUPT
CHARGER
POWER GOOD
VCORE 1.5V
VMAIN 3.3V
VMAIN
DEFCORE
GND
IFLSB
GND/VCC
DEFMAIN
VBAT
BATT_COVER
PB_ONOFF
nPOR
RESET to MPU
GND
VFB_LDO1
LED2
VIB
GPIO1
GPIO2
GPIO3
GPIO4
VCC
PS_SEQ
GND
HOT_RESET
RESPWRON
MPU_RESET
PWRFAIL
Battery Fail, Battery Cover
Removed, Overtemp
USB DP, Camera i/f
Touchscreen
Controller
ARMIO,LCD,
Keyboard, USB
Host, SDIO
SDRAM, FLASH i/f
@ 1.8 V/2.8 V
VDD, VDD1,
VDD2, VDD3
VDDSHV2,8
GPIO
RESPWRON
MPU_RESET
FIQ_PWRFAIL
VDDSHV4,5
VDDSHV1,3,6,7,9
ARMIO_5/LOW_POWER
OMAP1510
TPS65010
VBAT
VMAIN
VBAT
TPS65010
SLVS149A – JUNE 2003 – REVISED JANUARY 2004
APPLICATION INFORMATION (continued)
It is recommended to supply LDO1 from VMAIN as shown in Figure 25. If this is not done, then subsequent to a
UVLO, OVERTEMP, or BATT_COVER = 0 condition, the RESPWRON signal goes high before the VCORE rail
has ramped and stabilized. Therefore, the processor core does not receive a power on reset signal.
Figure 26. Typical Application Circuit in Low Power Mode
18



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com