Electronic Components Datasheet Search
  English  ▼

X  

CS5376A Datasheet(PDF) 64 Page - Cirrus Logic

Part # CS5376A
Description  LOW POWER MULTI CHANNEL DECIMATION FILTER
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5376A Datasheet(HTML) 64 Page - Cirrus Logic

Back Button CS5376A Datasheet HTML 60Page - Cirrus Logic CS5376A Datasheet HTML 61Page - Cirrus Logic CS5376A Datasheet HTML 62Page - Cirrus Logic CS5376A Datasheet HTML 63Page - Cirrus Logic CS5376A Datasheet HTML 64Page - Cirrus Logic CS5376A Datasheet HTML 65Page - Cirrus Logic CS5376A Datasheet HTML 66Page - Cirrus Logic CS5376A Datasheet HTML 67Page - Cirrus Logic CS5376A Datasheet HTML 68Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 107 page
background image
CS5376A
64
17. TEST BIT STREAM GENERATOR
The CS5376A test bit stream (TBS) generator cre-
ates sine wave or impulse
∆Σ bit stream data to
drive an external test DAC. The TBS digital output
can also be internally connected to the MDATA in-
puts for loopback testing of the digital filter.
17.1 Pin Descriptions
TBSDATA - Pin 9
Test bit stream 1-bit
∆Σ data output.
TBSCLK - Pin 8
Test bit stream clock output. Not used by the
CS4373 test DAC.
17.2 TBS Architecture
The test bit stream generator consists of a data in-
terpolator and a digital
∆Σ modulator. It receives
periodic 24-bit data from the digital filter to create
a 1-bit
∆Σ data output on the TBSDATA pin. It also
creates a clock signal at the data rate, output to the
TBSCLK pin.
The TBS input data from the digital filter is scaled
by the TBSGAIN register (0x2B). Maximum stable
amplitude is 0x04FFFF, with 0x04B000 approxi-
mately full scale for the CS4373 test DAC. The full
scale 1-bit
∆Σ output from the TBS generator is de-
fined as 25% minimum and 75% maximum one’s
density.
17.3 TBS Configuration
Configuration options for the TBS generator are set
through the TBSCFG register (0x2A). Gain scaling
of the TBS generator output is set by the TBSGAIN
register (0x2B).
Interpolation Factor - INTP[7:0]
Selects how many times the interpolator uses a data
point when generating the output bit stream. Inter-
polation is zero based and represents one greater
than the programmed register value.
Operational Mode - TMODE
Selects between sine wave or impulse output mode.
Clock Rate - RATE[2:0]
Selects the TBSDATA and TBSCLK output rate.
Synchronization - TSYNC
Enables synchronization of the TBS output phase
to the MSYNC signal.
Digital
∆Σ Modulator
24-bit
1-bit
TBSDATA
Digital Filter
TBSGAIN Register
24-bit
Figure 36. Test Bit Stream Generator Block Diagram
Data Bus
TBSCLK
Clock Generation
TBSCFG Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com