Electronic Components Datasheet Search
  English  ▼

X  

CS5376A Datasheet(PDF) 76 Page - Cirrus Logic

Part # CS5376A
Description  LOW POWER MULTI CHANNEL DECIMATION FILTER
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5376A Datasheet(HTML) 76 Page - Cirrus Logic

Back Button CS5376A Datasheet HTML 72Page - Cirrus Logic CS5376A Datasheet HTML 73Page - Cirrus Logic CS5376A Datasheet HTML 74Page - Cirrus Logic CS5376A Datasheet HTML 75Page - Cirrus Logic CS5376A Datasheet HTML 76Page - Cirrus Logic CS5376A Datasheet HTML 77Page - Cirrus Logic CS5376A Datasheet HTML 78Page - Cirrus Logic CS5376A Datasheet HTML 79Page - Cirrus Logic CS5376A Datasheet HTML 80Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 107 page
background image
CS5376A
76
21. BOUNDARY SCAN JTAG
The CS5376A includes an IEEE 1149.1 boundary
scan JTAG port to test PCB interconnections. Refer
to the IEEE 1149.1 specification for more informa-
tion about boundary scan testing.
21.1 Pin Descriptions
TRST - Pin 1
Reset input for the test access port (TAP) controller
and all boundary scan cells, active low. Connect to
GND to disable the JTAG port.
TMS - Pin 2
Serial input to select the JTAG test mode.
TCK - Pin 3
Clock input to the TAP controller.
TDI - Pin 4
Serial input to the scan chain or TAP controller.
TDO - Pin 5
Serial output from the scan chain or TAP control-
ler.
21.2 JTAG Architecture
The JTAG test circuitry consists of a test access
port (TAP) controller and boundary scan cells con-
nected to each pin. The boundary scan cells are
linked together to create a scan chain around the
CS5376A.
21.2.1 JTAG Reset
As required by the IEEE 1149.1 specification, the
JTAG TRST signal is independent of the CS5376A
RESET signal. In systems not using the JTAG port,
TRST should be connected to ground. In systems
using the JTAG port, TRST and RESET should be
independently driven to provide reset capability
during boundry scan.
21.2.2 TAP Controller
The test access port (TAP) controller manages
commands and data through the boundary scan
chain. It supports the four JTAG instructions and
contains the IDCODE listed in Table 18.
The TAP controller also implements the 16 JTAG
state assignments from the IEEE 1149.1 specifica-
tion, which are sequenced using TMS and TCK.
Figure 42. JTAG Block Diagram
TDI
TDO
Controller
TAP
TRST
TMS
TCK
Boundary Scan Cells



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com