Electronic Components Datasheet Search
  English  ▼

X  

DS3134 Datasheet(PDF) 58 Page - Dallas Semiconductor

Part # DS3134
Description  Chateau Channelized T1 And E1 And HDLC Controller
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3134 Datasheet(HTML) 58 Page - Dallas Semiconductor

Back Button DS3134 Datasheet HTML 54Page - Dallas Semiconductor DS3134 Datasheet HTML 55Page - Dallas Semiconductor DS3134 Datasheet HTML 56Page - Dallas Semiconductor DS3134 Datasheet HTML 57Page - Dallas Semiconductor DS3134 Datasheet HTML 58Page - Dallas Semiconductor DS3134 Datasheet HTML 59Page - Dallas Semiconductor DS3134 Datasheet HTML 60Page - Dallas Semiconductor DS3134 Datasheet HTML 61Page - Dallas Semiconductor DS3134 Datasheet HTML 62Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 203 page
background image
DS3134
58 of 203
Bit 15 / COFA Status Bit (RCOFA). This latched read only status bit will be set if a Change Of Frame
Alignment is detected. The COFA is detected by sensing that a sync pulse has occurred during a clock
period that was not the first bit of the 193/256/512/1024 bit frame. This bit will be reset when read and it
will not be set again until another COFA has occurred.
Transmit Side Control Bits (one each for all 16 ports)
Register Name:
TP[n]CR where n = 0 to 15 for each Port
Register Description: Transmit Port [n] Control Register
Register Address:
See the Register Map in Section 3
76
5432
10
TSS1
TSS0
TSD1
TSD0
TFDA1*
TISE
TIDE
TICE
15
14
13
12
11
10
9
8
TCOFA
IETC
n/a
n/a
TUBS
UNLB
TUEN
TP[i]HS
Note: Bits that are underlined are read only, all other bits are read-write; default value for all bits is 0.
Bit 0 / Invert Clock Enable (TICE).
0 = do not invert clock (normal mode)
1 = invert clock (inverted clock mode)
Bit 1 / Invert Data Enable (TIDE).
0 = do not invert data (normal mode)
1 = invert data (inverted data mode)
Bit 2 / Invert Sync Enable (TISE).
0 = do not invert sync pulse (normal mode)
1 = invert sync pulse (inverted sync pulse mode)
Bit 3 / Force Data All 1's (TFDA1*).
0 = force all data at TD to be one
1 = allow data to be transmitted normally
Bit 4 / Sync Delay Bit 0 (TSD0).
Bit 5 / Sync Delay Bit 1 (TSD1).
These 2 bits define the format of the sync signal that will be applied to the TS[n] input. These bits are
ignored if the port has been configured to operate in an unchannelized fashion (TUEN = 1).
00 = sync pulse is 0 clocks early
01 = sync pulse is 1/2 clock early
10 = sync pulse is 1 clock early
11 = sync pulse is 2 clocks early



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com