Electronic Components Datasheet Search
  English  ▼

X  

DS3134 Datasheet(PDF) 64 Page - Dallas Semiconductor

Part # DS3134
Description  Chateau Channelized T1 And E1 And HDLC Controller
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3134 Datasheet(HTML) 64 Page - Dallas Semiconductor

Back Button DS3134 Datasheet HTML 60Page - Dallas Semiconductor DS3134 Datasheet HTML 61Page - Dallas Semiconductor DS3134 Datasheet HTML 62Page - Dallas Semiconductor DS3134 Datasheet HTML 63Page - Dallas Semiconductor DS3134 Datasheet HTML 64Page - Dallas Semiconductor DS3134 Datasheet HTML 65Page - Dallas Semiconductor DS3134 Datasheet HTML 66Page - Dallas Semiconductor DS3134 Datasheet HTML 67Page - Dallas Semiconductor DS3134 Datasheet HTML 68Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 203 page
background image
DS3134
64 of 203
Bit 8 / Receive 56 kbps (R56). If the Port is running a channelized application, this bit determines
whether the LSB of each DS0 should be processed or not. If this bit is set, then the LSB of each DS0
channel will not be routed to the HDLC controller (or the BERT if it has been enabled via the RBERT
bit). This bit does not affect the operation of the V.54 detector (it always searches on all 8 bits in the
DS0).
0 = 64 kbps (use all 8 bits in the DS0)
1 = 56 kbps (use only the first seven bits received in the DS0)
Bit 10 / Channelized Local LoopBack Enable (CLLB). Enabling this loopback forces the transmit data
to replace the receive data. This bit must be set for each and every DS0 channel that is to be looped back.
In order for the loopback to become active, the DS0 channel must be enabled (RCHEN = 1) and the DS0
channel must be set into the 64 kbps mode (R56 = 0).
0 = loopback disabled
1 = loopback enabled
Bit 12 / Receive V.54 Enable (RV54E). If this bit is cleared, this DS0 channel will not be examined to
see if the V.54 loop pattern is present. If set, the DS0 will be examined for the V.54 loop pattern. When
searching for the V.54 pattern within a DS0 channel, all 8 bits of the DS0 channel are examined
regardless of how the DS0 channel is configured (i.e. 64k or 56k).
0 = do not examine this DS0 channel for the V.54 loop pattern
1 = examine this DS0 channel for the V.54 loop pattern
Bit 14 / Route Data Into BERT (RBERT). Setting this bit will route the DS0 data into the BERT
function. If the DS0 channel has been configured for 56 kbps operation (R56 = 1), then the LSB of each
DS0 channel is not routed to the BERT block. In order for the data to make it to the BERT block, the
Host must also configure the BERT for the proper port via the Master Control register (see Section 4).
0 = do not route data to BERT
1 = route data to BERT
Bit 15 / Receive DS0 Channel Enable (RCHEN). This bit must be set for each active DS0 channel in a
channelized application. In a channelized application, although a DS0 channel is deactivated, the channel
can still be set up to route data to the V.54 detector and/or the BERT block. In addition, although a DS0
channel is active, the loopback function (CLLB = 1) overrides this activation and will route transmit data
back to the HDLC controller instead of the data coming in via the RD pin. In an unchannelized mode
(RUEN = 1), only the RCHEN bit in R[n]CFG0 needs to be configured.
0 = deactivated DS0 channel
1 = active DS0 channel
Register Name:
T[n]CFG[j] where n = 0 to 15 for each Port & j = 0 to 127 for each DS0
Register Description: Transmit Layer 1 Configuration Register
Register Address:
Indirect Access via CP[n]RD
76
5432
10
TCH#(8): Transmit HDLC Channel Number
15
14
13
12
11
10
9
8
TCHEN
TBERT
n/a
n/a
CNLB
n/a
TFAO
T56
Note: Bits that are underlined are read only, all other bits are read-write.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com