AR0135CS

www.onsemi.com

21

POWER-ON RESET AND STANDBY TIMING

Power-Up Sequence

The recommended power-up sequence for the AR0135CS

is shown in Figure 19. The available power supplies

must have the separation specified below.

2. After 0–10

supply.

3. After 0–10

4. After the last power supply is stable, enable

EXTCLK.

5. If RESET_BAR is in a LOW state, hold

RESET_BAR LOW for at least 1 ms.

If RESET_BAR is in a HIGH state, assert

RESET_BAR for at least 1 ms.

6. Wait 160000 EXTCLKs (for internal initialization

into software standby).

7. Configure PLL, output, and image settings to

desired values.

8. Wait 1 ms for the PLL to lock.

9. Set streaming mode (R0x301A[2] = 1).

Figure 19. Power Up

EXTCLK

Hard

Reset

Internal

Initialization

Software

Standby

PLL Clock

Streaming

RESET_BAR

Table 18. POWER-UP SEQUENCE

Symbol

Definition

Min

Typ

Max

Unit

0

10

–

ms

0

10

–

ms

0

10

–

ms

0

10

–

ms

Xtal Settle Time

–

30 (Note 1)

–

ms

Hard Reset

1 (Note 2)

–

–

ms

Internal Initialization

160000

–

–

EXTCLKs

PLL Lock Time

1

–

–

ms

1. Xtal settling time is component-dependent, usually taking about 10–100 ms.

2. Hard reset time is the minimum time required after power rails are settled. In a circuit where hard reset is held down by RC circuit, then the

RC time must include the all power rail settle time and Xtal settle time.

high current draw on this supply.