Electronic Components Datasheet Search
  English  ▼

X  

MLX71122 Datasheet(PDF) 22 Page - Melexis Microelectronic Systems

Part # MLX71122
Description  300 to 930MHz FSK/FM/ASK Receiver
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MELEXIS [Melexis Microelectronic Systems]
Direct Link  http://www.melexis.com
Logo MELEXIS - Melexis Microelectronic Systems

MLX71122 Datasheet(HTML) 22 Page - Melexis Microelectronic Systems

Back Button MLX71122_16 Datasheet HTML 18Page - Melexis Microelectronic Systems MLX71122_16 Datasheet HTML 19Page - Melexis Microelectronic Systems MLX71122_16 Datasheet HTML 20Page - Melexis Microelectronic Systems MLX71122_16 Datasheet HTML 21Page - Melexis Microelectronic Systems MLX71122_16 Datasheet HTML 22Page - Melexis Microelectronic Systems MLX71122_16 Datasheet HTML 23Page - Melexis Microelectronic Systems MLX71122_16 Datasheet HTML 24Page - Melexis Microelectronic Systems MLX71122_16 Datasheet HTML 25Page - Melexis Microelectronic Systems MLX71122_16 Datasheet HTML 26Page - Melexis Microelectronic Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 59 page
background image
MLX71122
300 to 930MHz FSK/FM/ASK Receiver
Datasheet
REVISION 014 – AUGUST, 2016
Page 22 of 59
390 10 71122 01
List of Mathematical Acronyms
A
divider ratio of the swallow counter (part of feedback divider)
FB
f
frequency at the feedback divider output
(x)
floor
The floor function gives the largest integer less than or equal to x.
For example, floor(5.4) gives 5, floor(-6.3) gives -7.
PFD
f
PFD frequency in locked state
R
RO
f
R
f
reference frequency of the PLL
RO
f
frequency of the crystal reference oscillator
VCO
f
frequency of the VCO (equals the LO1 signal of the first mixer)
A
P
N
N
tot
total divider ratio of the PLL feedback path
N
divider ratio of the program counter (part of feedback divider)
LO2
N
LO2DIV divider ratio, to derive the LO2 signal from LO1 (N1 = 4 or 8)
P
divider ratio of the prescaler (part of feedback divider)
R
divider ratio of the reference divider R
3.2.1. Pulse Swallow Counter
The programmable feedback divider of the PLL is based on a pulse-swallow topology. Fig. 5 depicts its
implementation, consisting of a dual-modulus prescaler, an RS latch and two programmable counters.
Fig. 5
Pulse Swallow Counter Topology
During one cycle of fFB the prescaler begins the operation by dividing by P+1 until the swallow counter A is
full. The RS latch is then set and changes the prescaler modulus to P (via the modulus control signal MC)
and disables the swallow counter. The division process continues until the program counter N is full and
the RS latch is reset.
f
VCO
f
P
VCO
P / P+1
A
Program
Counter
Swallow
Counter
Modulus Control
Signal (MC)
Dual Modulus
Prescaler
f
FB
PFD
N
R
Q
S
RS
LATCH
f
FB =
f
VCO
N P + A
MC
Mode
P+1
P
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com