Electronic Components Datasheet Search
  English  ▼

X  

MPC823 Datasheet(PDF) 56 Page - Motorola, Inc

Part # MPC823
Description  Communication Processor Module
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MPC823 Datasheet(HTML) 56 Page - Motorola, Inc

Back Button MPC823 Datasheet HTML 52Page - Motorola, Inc MPC823 Datasheet HTML 53Page - Motorola, Inc MPC823 Datasheet HTML 54Page - Motorola, Inc MPC823 Datasheet HTML 55Page - Motorola, Inc MPC823 Datasheet HTML 56Page - Motorola, Inc MPC823 Datasheet HTML 57Page - Motorola, Inc MPC823 Datasheet HTML 58Page - Motorola, Inc MPC823 Datasheet HTML 59Page - Motorola, Inc MPC823 Datasheet HTML 60Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 74 page
background image
Communication Processor Module
16-434
MPC823 REFERENCE MANUAL
MOTOROLA
Transmission continues until no more data is available or the SPISEL pin is negated. If the
pin is negated before all the data is transmitted, it stops, but the TX buffer descriptor stays
open. Further transmission continues once the SPISEL pin is reasserted and SPICLK
begins toggling. After the characters in the TX buffer descriptor are transmitted, the serial
peripheral interface transmits ones if SPISEL is not negated.
16.12.3.1 MULTIMASTER OPERATION. The serial peripheral interface can operate in a
multimaster environment in which more than one SPI device is connected to the same bus.
In this configuration, the SPIMOSI, SPIMISO, and SPICLK pins of all SPIs are connected
together and the SPISEL input pins are connected separately. In this environment, only one
SPI device can be in master mode and all the others must be in slave mode. When the serial
peripheral interface is configured as a master and its SPISEL signal goes active or low, a
multimaster error will occur because more than one SPI device is a bus master. The serial
peripheral interface sets the MME bit in the SPIE register and a maskable interrupt is issued
to the core. It also disables SPI operation and the output drivers of the SPI pins. The core
must clear the EN bit the SPMODE register before using the serial peripheral interface
again. After the problems are corrected, clear the MME bit and enable the serial peripheral
interface the same way you would after a reset.
Note: The maximum sustained data rate that the serial peripheral interface supports is
SYSTEMCLK/50. However, the serial peripheral interface can transfer a single
character at much higher rates. For instance, SYSTEMCLK/4 in master mode
and SYSTEMCLK/2 in slave mode. If multiple characters are to be transmitted,
you must insert gaps between them so that it will not exceed the maximum
sustained data rate.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com