Electronic Components Datasheet Search
  English  ▼

X  

WM8756 Datasheet(PDF) 14 Page - Wolfson Microelectronics plc

Part # WM8756
Description  192KHZ SIX CHANNEL SACD COMPATIBLE AUDIO DAC
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8756 Datasheet(HTML) 14 Page - Wolfson Microelectronics plc

Back Button WM8756 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 12Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 13Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 14Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 17Page - Wolfson Microelectronics plc WM8756 Datasheet HTML 18Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 39 page
background image
WM8756
Advance Information
AI Rev 1.3 October 2001
14
minimum of word length BCKINs. Any mark to space ratio on LRCIN is acceptable provided the above
requirements are met. The WM8756 will automatically detect when data with a LRCIN period of exactly 32
is sent, and select 16 bit mode - overriding any previously programmed word length. Word length will
revert to the previously programmed value if a LRCIN period other than 32 is detected.
In DSP early or DSP late mode, all 6 channels are time multiplexed onto DIN0. LRCIN is used as a frame
sync signal to identify the MSB of the first word. The minimum number of BCKINs per LRCIN period is 6
times the selected word length. Any mark to space ratio is acceptable on LRCIN provided the rising edge
is correctly positioned (see Figures 9 and 10).
LEFT JUSTIFIED MODE
In left justified mode, the MSB is sampled on the first rising edge of BCKIN following a LRCIN transition.
LRCIN is high during the left samples and low during the right samples.
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN0/1/2
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 6 Left Justified Mode Timing Diagram
RIGHT JUSTIFIED MODE
In right justified mode, the LSB is sampled on the rising edge of BCKIN preceding a LRCIN transition.
LRCIN is high during the left samples and low during the right samples.
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN0/1/2
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 7 Right Justified Mode Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com