Electronic Components Datasheet Search
  English  ▼

X  

ICS952607 Datasheet(PDF) 8 Page - Integrated Circuit Systems

Part # ICS952607
Description  Programmable Timing Control Hub for Next Gen P4 processor
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS952607 Datasheet(HTML) 8 Page - Integrated Circuit Systems

Back Button ICS952607 Datasheet HTML 4Page - Integrated Circuit Systems ICS952607 Datasheet HTML 5Page - Integrated Circuit Systems ICS952607 Datasheet HTML 6Page - Integrated Circuit Systems ICS952607 Datasheet HTML 7Page - Integrated Circuit Systems ICS952607 Datasheet HTML 8Page - Integrated Circuit Systems ICS952607 Datasheet HTML 9Page - Integrated Circuit Systems ICS952607 Datasheet HTML 10Page - Integrated Circuit Systems ICS952607 Datasheet HTML 11Page - Integrated Circuit Systems ICS952607 Datasheet HTML 12Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 21 page
background image
8
Integrated
Circuit
Systems, Inc.
ICS952607
Advance Information
0734—07/16/04
I
2C Table: Frequency Select Register
Control
Function
Bit 7
FS Source
Frequency H/W IIC
Select
RW
0
Bit 6
FS6
Freq Select Bit 6
RW
0
Bit 5
FS5
Freq Select Bit 5
RW
0
Bit 4
FS4
Freq Select Bit 4
RW
0
Bit 3
FS3
Freq Select Bit 3
RW
0
Bit 2
FS2
Freq Select Bit 2
RW
0
Bit 1
FSA
Freq Select Bit 1
RW
0
Bit 0
FSB
Freq Select Bit 0
RW
0
I
2C Table: Spreading and Device Behavior Control Register
Control
Function
Bit 7
SS1
Spread Select 1
RW
0
Bit 6
SS0
Spread Select 0
RW
0
Bit 5
SS_EN
Spread Enable Control
RW
1
Bit 4
WDS_EN
WD Soft Reset Enable
RW
0
Bit 3
SRC/SRC#
Output Control
RW
1
Bit 2
Reserved
Reserved
RW
1
Bit 1
CPUCLKT/C_1
Output Control
RW
1
Bit 0
CPUCLKT/C_0
Output Control
RW
1
I
2C Table: Output Control Register
Control
Function
Bit 7
SRC Stop Mode
0: SRCT Driven during
PD#; 1: Tri-stated
RW
0
Bit 6
Reserved
Reserved
RW
0
Bit 5
CPUT Stop Mode
0: CPUT Driven during
PD#; 1: Tri-stated
RW
0
Bit 4
Reserved
Reserved
RW
0
Bit 3
3V66_2
Output Control
RW
1
Bit 2
Reserved
Reserved
RW
1
Bit 1
Reserved
Reserved
RW
1
Bit 0
Reserved
Reserved
RW
1
--
--
--
Disable
Enable
--
--
Driven
Hi-Z
Driven
Hi-Z
--
Disable
Disable
Enable
Enable
ON
OFF
Disable
Enable
01 = 0.50%
11 = No Spread
-
-
27
-
-
-
Type
PWD
40,39
Byte 2
Pin #
Name
0
1
-
37,36
-
43,42
ON
OFF
-
PWD
-
-
Byte 1
Pin #
Name
Type
00 = 0.35%
10 = 0.75%
-
-
See Table 1: QuadRom Frequency
Selection Table
01
PWD
-
Byte 0
Pin #
Name
Type
Latch Inputs
IIC
01
-
-
-
-
-
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com