Electronic Components Datasheet Search
  English  ▼

X  

TFP410 Datasheet(PDF) 22 Page - Texas Instruments

Click here to check the latest version.
Part # TFP410
Description  TI PANEL BUS DIGITAL TRANSMITTER
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TFP410 Datasheet(HTML) 22 Page - Texas Instruments

Back Button TFP410 Datasheet HTML 18Page - Texas Instruments TFP410 Datasheet HTML 19Page - Texas Instruments TFP410 Datasheet HTML 20Page - Texas Instruments TFP410 Datasheet HTML 21Page - Texas Instruments TFP410 Datasheet HTML 22Page - Texas Instruments TFP410 Datasheet HTML 23Page - Texas Instruments TFP410 Datasheet HTML 24Page - Texas Instruments TFP410 Datasheet HTML 25Page - Texas Instruments TFP410 Datasheet HTML 26Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 22 / 26 page
background image
TFP410
TI PanelBus DIGITAL TRANSMITTER
SLDS145A – OCTOBER 2001 – REVISED JANUARY 2002
22
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
I2C interface (continued)
The basic access read cycle consists of the following:
1.
A start condition
2.
A slave write address cycle
3.
A sub-address cycle
4.
A restart condition
5.
A slave read address cycle
6.
Any number of data cycles
7.
A stop condition
The start and stop conditions are shown in Figure 10. The high to low transition of SDA while SCL is high defines
the start condition. The low to high transition of SDA while SCL is high defines the stop condition. Each cycle,
data or address, consists of 8 bits of serial data followed by one acknowledge bit generated by the receiving
device. Thus, each data/address cycle contains 9 bits as shown in Figure 11.
SCL
1
2
3
4
5
6
7
8
9
SDA
1
2
3
4
5
6
7
8
9
2
3
4
5
6
7
1
Slave Address
Sub-Address
Data
Stop
89
Figure 11. I2C Access Cycles
Following a start condition, each I2C device decodes the slave address. The TFP410 responds with an
acknowledge by pulling the SDA line low during the ninth clock cycle if it decodes the address as its address.
During subsequent sub-address and data cycles, the TFP410 responds with acknowledge as shown in
Figure 12. The sub-address is auto-incremented after each data cycle.
The transmitting device must not drive the SDA signal during the acknowledge cycle so that the receiving device
may drive the SDA signal low. The master indicates a not acknowledge condition (/A) by keeping the SDA signal
high just before it asserts the stop condition (P). This sequence terminates a read cycle as shown in Figure 13.
The slave address consists of 7 bits of address along with 1 bit of read/write information (read = 1, write = 0)
as shown below in Figures 11 and 12. For the TFP410, the selectable slave addresses (including the R/W bit)
using A[3:1]are 0x70, 0x72, 0x74, 0x76, 0x78, 0x7A, 0x7C, and 0x7E for write cycles and 0x71, 0x73, 0x75,
0x77, 0x79, 0x7B, 0x7D, and 0x7F for read cycles.
S
Slave Address
W
A
Sub-Address
A
Data
A
Data
A
P
Where:
From Master
A Acknowledge
From Slave
S Start condition
P Stop Condition
Figure 12. I2C Write Cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com