Electronic Components Datasheet Search
  English  ▼

X  

TMP468 Datasheet(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
Part # TMP468
Description  9-Channel (8-Remote and 1-Local), High-Accuracy Temperature Sensor
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMP468 Datasheet(HTML) 6 Page - Texas Instruments

Back Button TMP468 Datasheet HTML 2Page - Texas Instruments TMP468 Datasheet HTML 3Page - Texas Instruments TMP468 Datasheet HTML 4Page - Texas Instruments TMP468 Datasheet HTML 5Page - Texas Instruments TMP468 Datasheet HTML 6Page - Texas Instruments TMP468 Datasheet HTML 7Page - Texas Instruments TMP468 Datasheet HTML 8Page - Texas Instruments TMP468 Datasheet HTML 9Page - Texas Instruments TMP468 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 43 page
background image
VIH
VIL
SCL
P
S
VIH
VIL
SDA
tBUF
tHD;STA
tLOW
tR
tHD;DAT
tHIGH
tF
tSU;DAT
tSU;STA
tSU;STO
P
S
tVD;DAT
6
TMP468
SBOS762 – NOVEMBER 2016
www.ti.com
Product Folder Links: TMP468
Submit Documentation Feedback
Copyright © 2016, Texas Instruments Incorporated
(1)
The maximum tHDDAT could be 0.9 µs for Fast-Mode, and is less than the maximum tVDDAT by a transition time.
(2)
tVDDATA = time for data signal from SCL LOW to SDA output (HIGH to LOW, depending on which is worse).
7.6 Two-Wire Timing Requirements
At TA = –40°C to 125°C and V+ = 1.7 V to 3.6 V, unless otherwise noted. With master and slave at same V+. Values are
based on statistical analysis of samples tested during initial release.
FAST-MODE
HIGH-SPEED MODE
UNIT
MIN
MAX
MIN
MAX
fSCL
SCL operating frequency
0.001
0.4
0.001
2.56
MHz
tBUF
Bus free time between stop and start
condition
1300
160
ns
tHD;STA
Hold time after repeated start
condition.
After this period, the first clock is
generated.
600
160
ns
tSU;STA
Repeated start condition setup time
600
160
ns
tSU;STO
Stop condition setup time
600
160
ns
tHD;DAT
Data hold time when SDA
0
—(1)
0
130
ns
tVD;DAT
Data valid time(2)
0
900
—
—
ns
tSU;DAT
Data setup time
100
20
ns
tLOW
SCL clock low period
1300
250
ns
tHIGH
SCL clock high period
600
60
ns
tF – SDA
Data fall time
20 × (V+/5.5)
300
100
ns
tF, tR – SCL
Clock fall and rise time
300
40
ns
tR
Rise time for SCL
≤ 100 kHz
1000
ns
Serial bus timeout
15
20
15
20
ms
Figure 1. Two-Wire Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com