Electronic Components Datasheet Search
  English  ▼

X  

YMF721 Datasheet(PDF) 14 Page - LSI Computer Systems

Part # YMF721
Description  FM Wavetable Synthesizer LSI
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LSI [LSI Computer Systems]
Direct Link  http://www.lsicsi.com
Logo LSI - LSI Computer Systems

YMF721 Datasheet(HTML) 14 Page - LSI Computer Systems

Back Button YMF721 Datasheet HTML 10Page - LSI Computer Systems YMF721 Datasheet HTML 11Page - LSI Computer Systems YMF721 Datasheet HTML 12Page - LSI Computer Systems YMF721 Datasheet HTML 13Page - LSI Computer Systems YMF721 Datasheet HTML 14Page - LSI Computer Systems YMF721 Datasheet HTML 15Page - LSI Computer Systems YMF721 Datasheet HTML 16Page - LSI Computer Systems YMF721 Datasheet HTML 17Page - LSI Computer Systems YMF721 Datasheet HTML 18Page - LSI Computer Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 41 page
background image
YMF721
July 10, 1997
- 14 -
6. Registers
6-1. MPU401 compatible register
MPU401 is a generally used interface for controlling MIDI devices on the personal computer. I/O
addresses that are compatible with MPU401 are as follows.
MPU_Base+ 0
(W/R)
MIDI Data transmit/acknowledge port
MPU_Base + 1
(R)
Status Register port
MPU_Base + 1
(W)
Command Register port
MIDI Data Write Port (WO):
port
D7
D6D5D4D3D2D1D0
MPU_Base + 0
MIDI Data
MIDI Data...
Port for writing MIDI data (transmitting). Transmission of the
data must be carried out while the transmitter of MIDI data is
watching the state of DRR bit of the status register. An interrupt
occurs in the internal processor when MIDI data has been
written into the register. Since YMF721 (OPL4-ML2) has no
output signal for transmitting MIDI data, the MIDI data written
into this register is used to operate internal Wavetable
synthesizer.
MPU Acknowledge Port (RO):
port
D7
D6D5D4D3D2D1D0
MPU_Base + 0
“1”
“1”
“1”
“1”
“1”
“1”
“1”
“0”
Sends acknowledge for the operation of MPU401.
When operation of the MPU401 is normal, "FEh" is read from this port.
Status Register Port (RO):
port
D7
D6D5D4D3D2D1D0
MPU_Base + 1
DSR
DRR
“1”
“1”
“1”
“1”
“1”
“1”
DSR...
This bit is "1" when reading the acknowledge from MPU401.
This bit is "0" when writing commands.
DRR...
This bit is "1" while MIDI data is being written into MPU Data
Write port (MPU Base+0). This bit is "0" when the MIDI data
can be written into the MPU Data Write port. Do not write
MIDI data when this bit is "1".
Default : BFh
Command Register Port (WO):
port
D7
D6D5D4D3D2D1D0
MPU_Base + 1
COMMAND Data
COMMAND Data...
The data written into this register is ignored. DSR bit is set to
"0" when data is written into this register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com