| Electronic Components Datasheet Search |
|
LM5166 Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LM5166 Datasheet(HTML) 13 Page - Texas Instruments |
|
13 / 53 page ![]() HI ILIM DETECT VDD UVLO ON-TIME ONE SHOT LDO BIAS REGULATOR VIN FB ENABLE THERMAL SHUTDOWN VIN UVLO ZC / LS ILIM DETECT VDD ZC I-LIMIT SELECT Control Logic VIN IN OUT HYSTERETIC MODE REFERENCE SOFT-START ENABLE VOLTAGE REFERENCE 1.223V VIN 1.22V 1.144V EN HYS ILIM SW VOUT RT SS GND PGOOD 1.137V 1.088V UV + + + s Copyright © 2016, Texas Instruments Incorporated 13 LM5166 www.ti.com SNVSA67A – DECEMBER 2016 – REVISED DECEMBER 2016 Product Folder Links: LM5166 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated 7 Detailed Description 7.1 Overview The LM5166 regulator is an easy-to-use synchronous buck DC/DC converter that operates from a 3-V to 65-V supply voltage. The device is intended for step-down conversions from 5-V, 12-V, 24-V, and 48-V unregulated, semi-regulated and fully-regulated supply rails. With integrated high-side and low-side power MOSFETs, the LM5166 delivers up to 500-mA DC load current with exceptional efficiency and ultra-low input quiescent current in a very small solution size. Designed for simple implementation, a choice of operating modes offers flexibility to optimize its usage according to the target application. Fixed-frequency, constant on-time (COT) operation with discontinuous conduction mode (DCM) at light loads is ideal for low-noise, high current, fast transient load requirements. Alternatively, pulse frequency modulation (PFM) mode achieves ultra-high light-load efficiency performance. Control loop compensation is not required with either operating mode which reduces design time and external component count. The LM5166 incorporates other features for comprehensive system requirements, including an open-drain Power Good circuit for power-rail sequencing and fault reporting, internally-fixed or externally-adjustable soft-start, monotonic startup into pre-biased loads, precision enable with customizable hysteresis for programmable line undervoltage lockout (UVLO), and thermal shutdown with automatic recovery. These features enable a flexible and easy-to-use platform for a wide range of applications. The pin arrangement is designed for simple and optimized PCB layout, requiring only a few external components. 7.2 Functional Block Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |