SC2200 datasheet(299/433 Pages) NSC

299 / 433 page

Revision 3.0

299

www.national.com

Core Logic Module (Continued)

Read: LowSpeedDeviceAttached. This bit defines the speed (and bud idle) of the attached device. It is only valid when

CurrentConnectStatus is set.

0: Full speed device.

1: Low speed device.

Write: ClearPortPower. Writing a 1 clears PortPowerStatus. Writing a 0 has no effect.

Read: PortPowerStatus. This bit reflects the power state of the port regardless of the power switching mode.

0: Port power is off.

1: Port power is on.

If NoPowerSwitching is set, this bit is always read as 1.

Write: SetPortPower. Writing a 1 sets PortPowerStatus. Writing a 0 has no effect.

7:5

Reserved. Read/Write 0s.

Read: PortResetStatus.

0: Port reset signal is not active.

1: Port reset signal is active.

Write: SetPortReset. Writing a 1 sets PortResetStatus. Writing a 0 has no effect.

Read: PortOverCurrentIndicator. This bit reflects the state of the OVRCUR pin dedicated to this port. This field is only

valid if NoOverCurrentProtection is cleared and OverCurrentProtectionMode is set.

0: No over-current condition.

1: Over-current condition.

Write: ClearPortSuspend. Writing a 1 initiates the selective resume sequence for the port. Writing a 0 has no effect.

Read: PortSuspendStatus.

0: Port is not suspended.

1: Port is selectively suspended.

Write: SetPortSuspend. Writing a 1 sets PortSuspendStatus. Writing a 0 has no effect.

Read: PortEnableStatus.

0: Port disabled.

1: Port enabled.

Write: SetPortEnable. Writing a 1 sets PortEnableStatus. Writing a 0 has no effect.

Read: CurrentConnectStatus.

0: No device connected.

1: Device connected.

If DeviceRemoveable is set (not removable) this bit is always 1.

Write: ClearPortEnable. Writing 1 a clears PortEnableStatus. Writing a 0 has no effect.

Note:

This register is reset by the UsbReset state.

Offset 60h-9Fh

Reserved

Reset Value = xxh

Offset 100h-103h

HceControl Register (R/W)

Reset Value = 00000000h

31:9

Reserved. Read/Write 0s.

A20State. Indicates current state of Gate A20 on keyboard controller. Compared against value written to 60h when

GateA20Sequence is active.

IRQ12Active. Indicates a positive transition on IRQ12 from keyboard controller occurred. Software writes this bit to 1 to

clear it (set it to 0); a 0 write has no effect.

IRQ1Active. Indicates a positive transition on IRQ1 from keyboard controller occurred. Software writes this bit to 1 to clear

it (set it to 0); a 0 write has no effect.

GateA20Sequence. Set by HC when a data value of D1h is written to I/O port 64h. Cleared by HC on write to I/O port 64h

of any value other than D1h.

ExternalIRQEn. When set to 1, IRQ1 and IRQ12 from the keyboard controller cause an emulation interrupt. The function

controlled by this bit is independent of the setting of the EmulationEnable bit in this register.

Table 5-42. USB_BAR+Memory Offset: USB Controller Registers (Continued)

Bit

Description

SC2200 Datasheet(PDF) 299 Page - National Semiconductor (TI)

SC2200 Datasheet(HTML) 299 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL