| Electronic Components Datasheet Search |
|
PC87311AVF Datasheet(PDF) 68 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87311AVF Datasheet(HTML) 68 Page - National Semiconductor (TI) |
|
68 / 78 page ![]() 90 Device Description (Continued) 926 Receiver Timing Symbol Parameter Conditions Min Max Units tRAI Delay from Active Edge of RD to Reset IRQ 78 ns tRINT Delay from Inactive Edge of RD (RD LSR) to Reset IRQ 40 ns tSCD Delay from RCLK to Sample Time (Note 1) 41 ns tSINT Delay from Stop Bit to Set Interrupt 2 BAUDOUT Cycles Note 1 This is an internal timing and is therefore not tested TLF11362 – 22 FIGURE 9-6a Receiver Timing TLF11362 – 23 Note 2 If SCR0 e 1 then tSINT e 3 RCLKs For a Timeout interrupt tSINT e 8 RCLKs FIGURE 9-6b PC87312 FIFO Mode Receiver Timing 68 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |