PC97307 datasheet(106/218 Pages) NSC

106 / 218 page

106

www.national.com

TABLE 5-24. Constant Multipliers for Delay After Processing Factor and Delay Ranges

TABLE 5-25. Constant Multipliers for Delay Before Processing Factor and Delay Ranges

Data Transfer

Rate (bps)

Bit 7 of MODE (TMR) = 0

Bit 7 of MODE (TMR) = 1

Constant Multiplier

Permitted Range (msec)

Constant Multiplier

Permitted Range (msec)

1 M

8 -128

512

512 - 8192

500 K

16 - 256

512

512 - 8192

300 K

80 / 3

26.7 - 427

2560 / 3

853 - 13653

250 K

32 - 512

1024

1024 -16384

Data Transfer

Rate (bps)

Bit 7 of MODE (TMR) = 0

Bit 7 of MODE (TMR) = 1

Constant Multiplier

Permitted Range (msec)

Constant Multiplier

Permitted Range (msec)

1 M

1 -128

32 - 4096

500 K

1 -128

32 - 4096

300 K

10 / 3

3.3 - 427

160 / 3

53 - 6827

250 K

4 - 512

64 - 8192

TABLE 5-26. STEP Time Interval Calculation

Third Command Phase Byte

Bit 0 - DMA

This bit selects the data transfer mode in the execution

phase of a read, write, or scan operation.

Data can be transferred between the microprocessor

and the controller during execution in DMA mode or in

non-DMA mode, i.e., interrupt transfer mode or software

polling mode.

See “Execution Phase” on page 78 for a description of

these modes.

0 - DMA mode is selected.

1 - Non-DMA mode is selected.

Bits 3-0 - Delay Before Processing Factor

These bits specify a factor that is multiplied by a con-

stant to determine the delay before command process-

ing starts, i.e., from selection of a drive motor until a

read or write operation starts.

The value of the Motor Timer Values (TMR) bit (bit 7) of

the second command phase byte in the MODE com-

mand determines which group of constants and delay

ranges to use. See “Bit 7 - Motor Timer Values (TMR)”

on page 93.

Data Transfer

Rate (bps)

Calculation of Time

Interval

Permitted

Range (msec)

1 M

(16

− SRT) / 2

0.5 - 8

500 K

(16

− SRT)

1 - 16

300 K

(16

− SRT) x 1.67

1.67 - 26.7

250 K

(16

− SRT) x 2

2 - 32

The specific constant that will be multiplied by this factor

to determine the actual delay before processing for

each data transfer rate is shown in Table 5-25.

Use the smallest possible value for this factor, except 0,

i.e., 1. If this factor is 0, the value128 is used.

Execution Phase

Internal registers are written.

Result Phase

None.

5.7.22

The VERIFY Command

The VERIFY command verifies the contents of data and/or

address fields after they have been formatted or written.

VERIFY reads logical sectors containing a normal data Ad-

dress Mark (AM) from the selected drive, without transfer-

ring the data to the host.

The TC signal cannot terminate this command since no

data is transferred. Instead, VERIFY simulates a TC signal

by setting the Enable Count (EC) bit to1. In this case, VER-

IFY terminates when the number of sectors read equals the

number of sectors to read, i.e., Sectors to read Count (SC).

If SC = 0 then 256 sectors will be verified.

When EC is 0, VERIFY ends when the End of the Track

(EOT) sector number equals the number of the sector

checked. In this case, the ninth command phase byte is not

needed and should be set to FFh.

Table 5-27 shows how different values for the VERIFY pa-

rameters affect termination.

PC97307 Datasheet(PDF) 106 Page - National Semiconductor (TI)

PC97307 Datasheet(HTML) 106 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL