PC87332 datasheet(72/98 Pages) NSC

72 / 98 page

70 Parallel Port (Continued)

TABLE 7-5 EPP Register Addresses

Address

Access

Description

Data (DTR)

A write to this register sets the state of the eight data pins on the 25-pin

D-shell connector

Status (STR)

A read from this register presents the system micro-processor with the real-

time status of five pins on the 25-pin D-shell connector and the IRQ

Control (CTR)

A write operation to this register sets the state of four pins on the 25-pin

D-shell connector and controls both the parallel port interrupt enable and

direction

Address

A write operation to this register initiates an EPP deviceregister selection

operation

Data Port 0

Accesses to this port initiate device read or write operations with bits 0 – 7

Data Port 1

This port is only accessed to transfer bits 8 to 15 of a 16-bit read or write to

data port 0

Data Port 2

This port is only accessed to transfer bits 16 to 23 of a 32-bit read or write to

data port 0

Data Port 3

This port is only accessed to transfer bits 24 to 31 of a 32-bit read or write to

data port 0

The software must write zero to bits 0 1 and 3 of the CTR

controlled by these bits are controlled by hardware during

EPP access Once these bits are written with zero the soft-

ware may issue multiple EPP access cycles The software

must set bit 7 of the PTR register to 1 if bit 5 of CTR is to

control direction

To meet the EPP 19 specifications the software should

change direction (bit 5 of CTR) only when bit 7 of STR is 1

(ie change direction at EPP Idle Phase as defined in the

IEEE 1284 document)

When bit 7 of PTR is 0 EPP cycles to the external device

are generated by invoking read or write cycles to the EPP

When bit 7 of PTR is 1

1 Reading an EPP register during forward direction (bit 5 of

CTR is 0) is allowed only in EPP 17 It returns the regis-

ter latched value (not the PD0 – 7 pins’ value) and does

not generate an EPP read cycle

2 Writing to an EPP register during backward direction (bit

5 of CTR is 1) updates the register data and does not

generate an EPP write cycle

EPP 17 Address Write

The following procedure selects a peripheral device or reg-

ister See also

Figure 7-1

1 The host writes a byte to the EPP address register WR

goes low to latch D0 – 7 into the address register The

latch drives the address register onto PD0 – 7 and the

EPP pulls WRITE low

2 The EPP pulls ASTRB low to indicate that data has been

sent

3 If WAIT is low during the host write cycle IOCHRDY

goes low

When WAIT goes high the EPP pulls IOCHRDY high

4 When IOCHRDY goes high it causes WR to go high If

WAIT is high during the host write cycle then the EPP

does not pull IOCHRDY to low

5 When WR goes high it causes the EPP to pull WRITE

and ASTRB to high

Only when WRITE and ASTRB are high can the EPP

change PD0 – 7

TLC11930 – 15

FIGURE 7-1 EPP 17 Address Write

PC87332 Datasheet(PDF) 72 Page - National Semiconductor (TI)

PC87332 Datasheet(HTML) 72 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datasheet Download

Link URL