TS8388BCFS datasheet(28/57 Pages) ATMEL

28 / 57 page

TS8388B

2144C–BDC–04/03

Consequently, minimum values for TOD and TDR are never more than 100 ps apart. The

same is true for the TOD and TDR maximum values.

In other terms :

–

If TOD is at 1150 ps, TDR will not be at 1620 ps (maximum time delay for TDR).

–

If TOD is at 1660 ps, TDR will not be at 1110 ps (minimum time delay for TDR).

However, external TOD-TDR values may be dictated by total digital datas skews

between every TODs (each digital data) and TDR: MCM Board, bonding wires and

output lines lengths differences, and output termination impedance mismatches.

The external (on board) skew effect has NOT been taken into account for the specification of

the minimum and maximum values for TOD-TDR.

Principle of Operation

The Analog input is sampled on the rising edge of external clock input (CLK, CLKB) after TA

(aperture delay) of typically 250 ps. The digitized data is available after 4 clock periods latency

(pipeline delay (TPD)), on clock rising edge, after 1360 ps typical propagation delay TOD.

The Data Ready differential output signal frequency (DR, DRB) is half the external clock fre-

quency, that is it switches at the same rate as the digital outputs.

The Data Ready output signal (DR, DRB) switches on external clock falling edge after a prop-

agation delay TDR of typically 1320 ps.

A Master Asynchronous Reset input command DRRB (ECL compatible single-ended input) is

available for initializing the differential Data Ready output signal (DR, DRB). This feature is

mandatory in certain applications using interleaved ADCs or using a single ADC with demulti-

plexed outputs. Actually, without Data Ready signal initialization, it is impossible to store the

output digital datas in a defined order.

Principle of Data

Ready Signal

Control by DRRB

Input Command

Data Ready Output

Signal Reset

The Data Ready signal is reset on falling edge of DRRB input command, on ECL logical low

level (-1.8V). DRRB may also be tied to V

EE = -5V for Data Ready output signal Master Reset.

So long DRRB remains at logical low level, (or tied to V

EE = -5V), the Data Ready output

remains at logical zero and is independant of the external free running encoding clock.

The Data Ready output signal (DR, DRB) is reset to logical zero after TRDR = 920 ps typical.

TRDR is measured between the -1.3V point of the falling edge of DRRB input command and

the zero crossing point of the differential Data Ready output signal (DR, DRB).

The Data Ready Reset command may be a pulse of 1 ns minimum time width.

TS8388BCFS Datasheet(PDF) 28 Page - ATMEL Corporation

TS8388BCFS Datasheet(HTML) 28 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Datasheet Download

Link URL