| Electronic Components Datasheet Search |
|
S1740 Datasheet(PDF) 13 Page - Seiko Instruments Inc |
|
|
|||||||||||||||||||||||||||||
S1740 Datasheet(HTML) 13 Page - Seiko Instruments Inc |
|
13 / 47 page ![]() POWER MONITORING OUTPUT, 5.5 V INPUT, 100 mA CMOS VOLTAGE REGULATOR WITH 0.5 μA SUPER LOW CURRENT CONSUMPTION Rev.1.2_00 S-1740/1741 Series 13 Condition of Application Input capacitor (CIN): A ceramic capacitor with capacitance of 1.0 μF or more is recommended. Output capacitor (CL): A ceramic capacitor with capacitance of 1.0 μF to 100 μF is recommended. Output capacitor (CPM): A ceramic capacitor with capacitance of 100 nF to 220 nF is recommended. Caution Generally, in a voltage regulator, an oscillation may occur depending on the selection of the external parts. Perform thorough evaluation including the temperature characteristics with an actual application using the above capacitors to confirm no oscillation occurs. Selection of Regulator Block Input Capacitor (CIN) and Output Capacitor (CL) The S-1740/1741 Series requires CL between the VOUT pin and the VSS pin for regulator phase compensation. The operation is stabilized by a ceramic capacitor with capacitance of 1.0 μF to 100 μF. When using an OS capacitor, a tantalum capacitor or an aluminum electrolytic capacitor, the capacitance must also be 1.0 μF to 100 μF. However, an oscillation may occur depending on the equivalent series resistance (ESR). Moreover, the S-1740/1741 Series requires CIN between the VIN pin and the VSS pin for a stable operation. Generally, an oscillaiton may occur when a voltage regulator is used under the conditon that the impedance of the power supply is high. Note that the output voltage transient characteristics vary depending on the capacitance of CIN and CL and the value of ESR. Caution Perform thorough evaluation including the temperature characteristics with an actual application to select CIN, CL. Selection of Power Monitor Block Output Capacitor (CPM) The S-1740/1741 Series requires CPM between the PMOUT pin and the VSS pin for power monitor phase compensation. The operation is stabilized by a ceramic capacitor with capacitance of 100 nF to 220 nF. When using an OS capacitor, a tantalum capacitor or an aluminum electrolytic capacitor, the capacitance must also be 100 nF to 220 nF. However, an oscillation may occur depending on ESR. Note that the output voltage transient characteristics vary depending on the capacitance of CPM and the value of ESR. Caution Perform thorough evaluation including the temperature characteristics with an actual application to select CPM. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |