Electronic Components Datasheet Search
  English  ▼

X  

TFP510 Datasheet(PDF) 6 Page - Texas Instruments

Part # TFP510
Description  TI PANEL BUS DIGITAL TRANSMITTER
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TFP510 Datasheet(HTML) 6 Page - Texas Instruments

Back Button TFP510 Datasheet HTML 2Page - Texas Instruments TFP510 Datasheet HTML 3Page - Texas Instruments TFP510 Datasheet HTML 4Page - Texas Instruments TFP510 Datasheet HTML 5Page - Texas Instruments TFP510 Datasheet HTML 6Page - Texas Instruments TFP510 Datasheet HTML 7Page - Texas Instruments TFP510 Datasheet HTML 8Page - Texas Instruments TFP510 Datasheet HTML 9Page - Texas Instruments TFP510 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 27 page
background image
TFP510
TI PanelBus DIGITAL TRANSMITTER
SLDS146B – JANUARY 2002 – REVISED DECEMBER 2002
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
Power and Ground Pins
DGND
16, 48, 64
Digital ground
DVDD
1, 12, 33
Digital power supply. Must be set to 3.3 V nominal
PGND
17
PLL ground
PVDD
18
PLL power supply. Must be set to 3.3 V nominal
TGND
20, 26, 32
Transmitter differential output driver ground
TVDD
23, 29
Transmitter differential output driver power supply. Must be set to 3.3 V nominal
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage range, DVDD, PVDD, TVDD
–0.5 V to 4 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage, logic/analog signals
–0.5 V to 4 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
External DVI single-ended termination resistance, r(T)
0
Ω to open circuit
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
External TFADJ resistance, r(TFADJ)
300
Ω to open circuit
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg
–65
°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Case temperature for 10 seconds
260
°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6mm (1/16 inch) from case for 10 seconds
260
°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ESD protection, DVI pins
4 kV Human body model
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ESD protection, all other pins
2 kV Human body model
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
JEDEC latchup (EIA/JESD78)
100 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
MIN
NOM
MAX
UNIT
Supply voltage, VDD (DVDD, PVDD, TVDD)
3
3.3
3.6
V
Inp t reference oltage V
Low-swing mode
0.55
VDDQ/2†
0.9
V
Input reference voltage, VREF
High-swing mode
DVDD
V
DVI termination supply voltage, AVDD (see Note 1)
At DVI receiver
3.14
3.3
3.46
V
DVI Single-ended termination resistance, r(T) (see Note 2)
At DVI receiver
45
50
55
Ω
TFADJ resistor for DVI-compliant V(SWING) range, r(TFADJ)
400 mV = V(SWING) = 600 mV
505
510
515
Ω
Operating free-air temperature range, TA
0
25
70
_C
† VDDQ defines the maximum low–level input voltage, it is not an actual input voltage.
NOTES:
1. AVDD is the termination supply voltage of the DVI link.
2. r(T) is the single-ended termination resistance at the receiver end of the DVI link.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com